Wire placement for crosstalk energy minimization in address buses

被引:39
作者
Macchiarulo, L [1 ]
Macii, E [1 ]
Poncino, M [1 ]
机构
[1] Politecn Torino, I-10129 Turin, Italy
来源
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS | 2002年
关键词
D O I
10.1109/DATE.2002.998264
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a novel approach to bus energy minimization that targets crosstalk effects. Unlike previous approaches, we try to reduce energy through capacitance optimization, by ad opting non-uniform spacing between wires. This allows reduction of power and at the same time takes into account signal integrity. Therefore, performance is not degraded. Results show that the method saves up to 30% of total bus energy at no cost in performance or complexity of the design (no encoding-decoding circuitry is needed), and limited cost in area.
引用
收藏
页码:158 / 162
页数:5
相关论文
共 9 条
[1]  
Henkel J, 2001, DES AUT CON, P744, DOI 10.1109/DAC.2001.935604
[2]  
KHATRI SP, 1999, 36 DAC JUN, P491
[3]  
KIM KW, 2000, ICCAD 00 NOV, P317
[4]  
KUMAR R, 2001, INTEL TECHNOLOGY J Q
[5]   Low-energy encoding for deep-submicron address buses [J].
Macchiarulo, L ;
Macii, E ;
Poncino, M .
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, :176-181
[6]  
NAHORS K, 1991, IEEE T CAD, V10, P1447
[7]  
SERVEL G, 2001, 4 IEEE INT INT TECHN
[8]   Coupling-driven bus design for low-power application-specific systems [J].
Shin, Y ;
Sakurai, T .
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, :750-753
[9]   Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies [J].
Sotiriadis, PP ;
Chandrakasan, A .
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, :322-327