Effect of technology scaling on the 1/f noise of deep submicron PMOS transistors

被引:29
作者
Chew, KW
Yeo, KS
Chu, SF
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Circuits & Syst, Singapore 639798, Singapore
[2] Chartered Semicond Mfg Ltd, Mixed Signal RFCMOS Integrat Grp, Singapore 738406, Singapore
关键词
1; /; f; noise; technology scaling; thin gate oxide; thick gate oxide; nitridation; BSIM3v3 flicker noise model;
D O I
10.1016/j.sse.2004.02.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A thorough investigation of technology scaling on the 1/f noise characteristics of pMOSFETs from four advanced CMOS technologies with dual gate oxide thickness is reported for the first time. The results show that the current spectral noise density S-Id of thin gate oxide transistors increases by approximately 1-2 orders of magnitude when scaling from 350 to 130 nm. This increase can be attributed to the changeover from thermal oxides to nitrided oxides from 250 nm and below. The magnitude of increase is influenced by the degree of nitridation. In comparison with the thin gate oxide non-nitrided transistors from the 350 nm node, nitridation has increased the S-Id of architecturally equivalent thick gate oxide transistors from the 250 nm to 130 nm nodes by a maximum of an order of magnitude. The experimentally observed 1/f noise trends correlate well with the BSIM3v3 flicker noise model. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1101 / 1109
页数:9
相关论文
共 45 条
[1]   Direct-conversion radio transceivers for digital communications [J].
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1399-1410
[2]   1/f noise measurements in n-channel MOSFETs processed in 0.25 μm technology -: Extraction of BSIM3v3 noise parameters [J].
Allogo, YA ;
de Murcia, M ;
Vildeuil, JC ;
Valenza, M ;
Llinares, P ;
Cottin, D .
SOLID-STATE ELECTRONICS, 2002, 46 (03) :361-366
[3]   Low-frequency noise dependence of TFSOI BiCMOS for low power RF mixed-mode applications [J].
Babcock, JA ;
Huang, WM ;
Ford, JM ;
Ngo, D ;
Spooner, DJ ;
Cheng, S .
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :133-136
[4]   1/f Noise in graded-channel MOSFETs for low-power low-cost RFICs [J].
Babcock, JA ;
Gill, CE ;
Ford, JM ;
Ngo, D ;
Spears, E ;
Ma, J ;
Liang, HB ;
Spooner, DJ ;
Cheng, S .
55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, :122-123
[5]  
BOUTCHACHA T, 1999, P IEEE 1999 INT C MI, V12, P84
[6]  
BREDERLOW R, 1998, P 28 ESSDERC, P472
[7]  
CHENG Y, BSIM3V3 MANUAL
[8]   Impact of 0.25 μm dual gate oxide thickness CMOS process on flicker noise performance of multifingered deep-submicron MOS devices [J].
Chew, KW ;
Yeo, KS ;
Chu, SF ;
Wang, YM .
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2001, 148 (06) :312-317
[9]   Driving CMOS into the wireless communications arena with technology scaling [J].
Chew, KWJ ;
Chu, SFS ;
Leung, CCC .
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, :571-574
[10]   A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology [J].
Crols, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) :1483-1492