3D-NAND flash memory based neuromorphic computing

被引:0
作者
Chen Yang-Yang [1 ,2 ,3 ]
He Yu-Hui [3 ,4 ]
Miao Xiang-Shui [3 ,4 ]
Yang Duo-Hong [1 ,2 ,3 ]
机构
[1] Huazhong Univ Sci & Technol, Postdoctoral Mobile Stn, Wuhan 430074, Peoples R China
[2] Wuhan Xinxin Semicond Mfg Co Ltd, Postdoctoral Work Stn, Wuhan 430205, Peoples R China
[3] Hubei Yangtze Memory Labs, Wuhan 430205, Peoples R China
[4] Huazhong Univ Sci & Technol, Sch Integrated Circuit, Wuhan 430074, Peoples R China
关键词
neuromorphic computing; 3D-NAND; in-memory computing architecture; NAND FLASH; ARCHITECTURE;
D O I
10.7498/aps.71.20220974
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A neuromorphic chip is an emerging AI chip. The neuromorphic chip is based on non-Von Neumann architecture, and it simulates the structure and working principle of the human brain. Compared with non-Von Neumann architecture AI chips, the neuromorphic chips have significant improvement of efficiency and energy consumption advantages. The 3D-NAND flash memory has the merits of a mature process and ultra-high storage density, and recently it attracted many researchers' attention. However, owing to the proprietary nature of the technology, there are few hardware implementations. This paper reviews the present research status of neuromorphic computing by using the 3D-NAND flash memory, introduces the forward propagation and backward propagation schemes, and proposes several improvements on the device, structure, and architecture of 3D NAND for neuromorphic computing.
引用
收藏
页数:23
相关论文
共 59 条
[1]  
Amodei D, ABOUT US
[2]  
[Anonymous], 2022, DALLY B
[3]   Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory [J].
Breyer, Evelyn T. ;
Mulaosmanovic, Halid ;
Trommer, Jens ;
Melde, Thomas ;
Duenkel, Stefan ;
Trentzsch, Martin ;
Beyer, Sven ;
Slesazeck, Stefan ;
Mikolajick, Thomas .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 :748-756
[4]   An Offset-Tolerant Fast-Random-Read Current-Sampling-Based Sense Amplifier for Small-Cell-Current Nonvolatile Memory [J].
Chang, Meng-Fan ;
Shen, Shin-Jang ;
Liu, Chia-Chi ;
Wu, Che-Wei ;
Lin, Yu-Fan ;
King, Ya-Chin ;
Lin, Chorng-Jung ;
Liao, Hung-Jen ;
Chih, Yu-Der ;
Yamauchi, Hiroyuki .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (03) :864-877
[5]  
Chen Jie., 2012, ACM SIGOPS Operating Systems Review, V45, P48, DOI DOI 10.1145/2094091.2094104
[6]   A 130 nm 1.2 V/3.3 V 16 Kb Spin-Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme [J].
Chen, Yiran ;
Li, Hai ;
Wang, Xiaobin ;
Zhu, Wenzhong ;
Xu, Wei ;
Zhang, Tong .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (02) :560-573
[7]  
Cheong W, 2018, ISSCC DIG TECH PAP I, P338, DOI 10.1109/ISSCC.2018.8310322
[8]  
Chih YD, 2020, ISSCC DIG TECH PAP I, P222, DOI 10.1109/ISSCC19947.2020.9062955
[9]   A 1-Mb 28-nm 1T1MTJ STT-MRAM With Single-Cap Offset-Cancelled Sense Amplifier and In Situ Self-Write-Termination [J].
Dong, Qing ;
Wang, Zhehong ;
Lim, Jongyup ;
Zhang, Yiqun ;
Sinangil, Mahmut E. ;
Shih, Yi-Chun ;
Chih, Yu-Der ;
Chang, Jonathan ;
Blaauw, David ;
Sylvester, Dennis .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) :231-239
[10]  
Dong Q, 2017, ISSCC DIG TECH PAP I, P198, DOI 10.1109/ISSCC.2017.7870329