共 50 条
- [1] Wet Silicon Etch Process for TSV Reveal 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 878 - 882
- [2] Development and characterization of tapered silicon etch process by topography modeling for TSV application Journal of Microelectronics and Electronic Packaging, 2010, 7 (01): : 58 - 66
- [3] Silicon Etch with Integrated Metrology for Through Silicon Via (TSV) Reveal 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
- [5] TSV Via Last Etch Integration Challenges and Etch optimization 2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
- [7] THE CONTROL METHOD OF SURFACE MORPHOLOGY AND ETCH RATES FOR SILICON ETCH PROCESS WITH EXTREMELY DEEP AND HIGH ASPECT RATIO PROCEEDINGS OF THE ASME 5TH INTERNATIONAL CONFERENCE ON MICRO/NANOSCALE HEAT AND MASS TRANSFER, 2016, VOL 2, 2016,
- [8] Influence of Bosch Etch Process on Electrical Isolation of TSV Structures IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (10): : 1497 - 1507
- [9] A STUDY OF SILICON ETCH PROCESS IN MEMORY PROCESS 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,