Nanocrystal memories for FLASH device applications

被引:32
作者
Ammendola, G
Ancarani, V
Triolo, V
Bileci, M
Corso, D
Crupi, I
Perniola, L
Gerardi, C
Lombardo, S
DeSalvo, B
机构
[1] STMicroelectronics, Cent R&D, I-95121 Catania, Italy
[2] CEA, LETI, F-38054 Grenoble, France
[3] CNR, IMM, I-95121 Catania, Italy
关键词
Flash memory; nanocrystals; reliability;
D O I
10.1016/j.sse.2004.03.012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nanocrystals memory cells, in which the conventional polysilicon floating gate is replaced by an array of silicon nanocrystals, have been fabricated and characterized. Single cells and cell arrays of 1 Mb and 10 k have been realized by using a conventional 0.15 mum FLASH technology. Si nanocrystals are deposited on top of tunnel oxide by chemical vapor deposition. Properties of the memory cell have been investigated both for NAND and NOR applications in terms of program/erase window and programming times. Suitable program/erase threshold voltage window can be achieved with fast voltage pulses by adequate choice of tunnel and control dielectric. The feasibility of dual bit storage is also proven showing that the nanocrystals are separated and the inter-dot tunneling is inhibited. Good endurance and retention behaviors are demonstrated even after long cycling. (C) 2004 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1483 / 1488
页数:6
相关论文
共 8 条
[1]   Nanocrystal metal-oxide-semiconductor memories obtained by chemical vapor deposition of Si nanocrystals [J].
Ammendola, G ;
Vulpio, M ;
Bileci, M ;
Nastasi, N ;
Gerardi, C ;
Renna, G ;
Crupi, I ;
Nicotra, G ;
Lombardo, S .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (05) :2075-2079
[2]   Experimental and theoretical investigation of nano-crystal and nitride-trap memory devices [J].
De Salvo, B ;
Ghibaudo, G ;
Pananakakis, G ;
Masson, P ;
Baron, T ;
Buffet, N ;
Fernandes, A ;
Guillaumot, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1789-1799
[3]   NROM: A novel localized trapping, 2-bit nonvolatile memory cell [J].
Eitan, B ;
Pavan, P ;
Bloom, I ;
Aloni, E ;
Frommer, A ;
Finzi, D .
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (11) :543-545
[4]  
KIM DC, 2002, IEDM, P919
[5]  
KIM DC, 2002, P IEDM, P919
[6]   Effects of floating-gate interference on NAND flash memory cell operation [J].
Lee, JD ;
Hur, SH ;
Choi, JD .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) :264-266
[7]   Flash memory cells - An overview [J].
Pavan, P ;
Bez, R ;
Olivo, P ;
Zanoni, E .
PROCEEDINGS OF THE IEEE, 1997, 85 (08) :1248-1271
[8]  
TIWARI S, 1995, IEDM, P512