共 28 条
[1]
Berkeley Logic Synthesis and Verification Group, ABC SYSTEM SEQUENTIA
[2]
TimingSAT: Timing Profile Embedded SAT Attack
[J].
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS,
2018,
[3]
Chen JH, 2015, 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P257, DOI 10.1109/SOCC.2015.7406959
[5]
Pulsed Vacuum Flashover Properties of micro and nano Al2O3•3H2O/Epoxy Composites
[J].
ICPADM 2009: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON PROPERTIES AND APPLICATIONS OF DIELECTRIC MATERIALS, VOLS 1-3,
2009,
:785-788
[7]
Ravi, 2021, PLOS ONE, DOI [DOI 10.1371/journal.pone.0053995, DOI 10.1371/journal.pone.0053931]
[8]
CycSAT-Unresolvable Cyclic Logic Encryption Using Unreachable States
[J].
24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019),
2019,
:358-363
[9]
Rezaei A, 2018, DES AUT TEST EUROPE, P85, DOI 10.23919/DATE.2018.8341984
[10]
SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware
[J].
PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18),
2018,
:153-158