Parallelism of Evolutionary Design of Image Filters for Evolvable Hardware Using GPU

被引:0
作者
Wu, Chih-Hung [1 ]
Chiang, Chin-Yuan [1 ]
Chen, Yi-Han [1 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 811, Taiwan
来源
2013 14TH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING (SNPD 2013) | 2013年
关键词
Parallelism; GPU; evolutionary design; evolvable hardware; Cartesian genetic programming; image filter; GRAPHICS;
D O I
10.1109/SNPD.2013.79
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Evolvable Hardware (EHW) is a combination of evolutionary algorithm and reconfigurable hardware devices. Due to its flexible and adaptive ability, EHW-based solutions receive a lot of attention in industrial applications. One of the obstacles to realize an EHW-based method is its very long training time. This study deals with the parallelism of EHW-based design of image filters using graphic processing units (GPUs). The design process is analyzed and decomposed into some smaller processes that can run in parallel. Pixel-based data for training and verifying EHW solutions are partitioned according to the architecture of GPU. Several strategies for deploying parallel processes are developed and implemented. With the proposed method, significant improvements on the efficiency of training EHW models are gained. Using a GPU with 240 cores, a speedup of 64 times is obtained. This paper evaluates and compares the performance of the proposed method with other ones.
引用
收藏
页码:592 / 597
页数:6
相关论文
共 50 条
[41]   Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform [J].
Hounsell, BI ;
Arslan, T ;
Thomson, R .
SOFT COMPUTING, 2004, 8 (05) :307-317
[42]   Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform [J].
B. I. Hounsell ;
T. Arslan ;
R. Thomson .
Soft Computing, 2004, 8 :307-317
[43]   Evolvable Hardware Architecture Using Genetic Algorithm for Distributed Arithmetic FIR Filter [J].
Krishnaveni, K. ;
Ranjith, C. ;
Rani, S. P. Joy Vasantha .
ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016, 2017, 517 :295-304
[44]   Isolating GPU Architectural Features Using Parallelism-Aware Microbenchmarks [J].
Van Stigt, Rico ;
Swatman, Stephen Nicholas ;
Varbanescu, Ana-Lucia .
PROCEEDINGS OF THE 2022 ACM/SPEC INTERNATIONAL CONFERENCE ON PERFORMANCE ENGINEERING (ICPE '22), 2022, :77-88
[45]   Performance analysis of intrinsic embedded evolvable hardware using memetic and genetic algorithms [J].
Chandrasekharan, Ranjith ;
Rani, S. P. Joy Vasantha .
INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2020, 15 (01) :43-51
[46]   Evolutionary design and FPGA implementation of digital filters [J].
Azzini, A ;
Bettoni, M ;
Liberali, V ;
Rossi, R ;
Tettamanzi, A .
VLSI CIRCUITS AND SYSTEMS, 2003, 5117 :485-496
[47]   GPU accelerated information retrieval using Bloom filters [J].
Iacob, Alexandru ;
Itu, Lucian ;
Sasu, Lucian ;
Moldoveanu, Florin ;
Suciu, Constantin .
2015 19TH INTERNATIONAL CONFERENCE ON SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC), 2015, :872-876
[48]   Online evolution for a self-adapting robotic navigation system using evolvable hardware [J].
Keymeulen, D ;
Iwata, M ;
Kuniyoshi, Y ;
Higuchi, T .
ARTIFICIAL LIFE, 1998, 4 (04) :359-393
[49]   MR image reconstruction using the GPU [J].
Schiwietz, Thomas ;
Chang, Ti-chiun ;
Speier, Peter ;
Westermann, Ruediger .
MEDICAL IMAGING 2006: PHYSICS OF MEDICAL IMAGING, PTS 1-3, 2006, 6142
[50]   Fault-tolerant evolvable hardware using field-programmable transistor arrays [J].
Keymeulen, D ;
Zebulum, RS ;
Jin, Y ;
Stoica, A .
IEEE TRANSACTIONS ON RELIABILITY, 2000, 49 (03) :305-316