METEOR: Hybrid Photonic Ring-Mesh Network-on-Chip for Multicore Architectures

被引:42
作者
Bahirat, Shirish [1 ]
Pasricha, Sudeep [1 ]
机构
[1] Colorado State Univ, Dept Elect & Comp Engn, Ft Collins, CO 80523 USA
关键词
Design; Experimentation; Performance; Network-on-chip; photonic interconnect; chip multiprocessor; ULTRA-COMPACT; POWER; INTERCONNECTS; DESIGN; CHALLENGES; FUTURE;
D O I
10.1145/2567940
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With increasing application complexity and improvements in process technology, Chip MultiProcessors (CMPs) with tens to hundreds of cores on a chip are becoming a reality. Networks-on-Chip (NoCs) have emerged as scalable communication fabrics that can support high bandwidths for these massively parallel multicore systems. However, traditional electrical NoC implementations still need to overcome the challenges of high data transfer latencies and large power consumption. On-chip photonic interconnects with high performance-per-watt characteristics have recently been proposed as an alternative to address these challenges for intra-chip communication. In this article, we explore using low-cost photonic interconnects on a chip to enhance traditional electrical NoCs. Our proposed hybrid photonic ring-mesh NoC (METEOR) utilizes a configurable photonic ring waveguide coupled to a traditional 2D electrical mesh NoC. Experimental results indicate a strong motivation to consider the proposed architecture for future CMPs, as it can provide about 5x reduction in power consumption and improved throughput and access latencies, compared to traditional electrical 2D mesh and torus NoC architectures. Compared to other previously proposed hybrid photonic NoC fabrics such as the hybrid photonic torus, Corona, and Firefly, our proposed fabric is also shown to have lower photonic area overhead, power consumption, and energy-delay product, while maintaining competitive throughput and latency.
引用
收藏
页数:33
相关论文
共 50 条
  • [31] Online multi-application mapping in photonic Network-on-Chip with mesh topology
    Reza, Akram
    OPTICAL SWITCHING AND NETWORKING, 2017, 25 : 100 - 108
  • [32] A shortly connected mesh topology for high performance and energy efficient network-on-chip architectures
    Md. Hasan Furhad
    Jong-Myon Kim
    The Journal of Supercomputing, 2014, 69 : 766 - 792
  • [33] A Software Framework for Rapid Application-Specific Hybrid Photonic Network-on-Chip Synthesis
    Bahirat, Shirish
    Pasricha, Sudeep
    ELECTRONICS, 2016, 5 (02)
  • [34] An Energy-Aware Mapping Algorithm for Mesh-based Network-on-Chip Architectures
    Sun, Jin
    Zhang, Yi
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON PROGRESS IN INFORMATICS AND COMPUTING (PIC 2017), 2017, : 357 - 361
  • [35] Hierarchical approach for hybrid wireless Network-on-chip in many-core era
    Rezaei, Amin
    Daneshtalab, Masoud
    Safaei, Farshad
    Zhao, Danella
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 225 - 234
  • [36] Heterogeneous Photonic Network-on-Chip with Dynamic Bandwidth Allocation
    Shah, Ankit
    Mansoor, Naseef
    Johnstone, Ben
    Ganguly, Amlan
    Alarcon, Sonia Lopez
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 249 - 254
  • [37] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [38] Multicast-Aware High-Performance Wireless Network-on-Chip Architectures
    Duraisamy, Karthi
    Xue, Yuankun
    Bogdan, Paul
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1126 - 1139
  • [39] An Efficient Hybrid-Switched Network-on-Chip for Chip Multiprocessors
    Lotfi-Kamran, Pejman
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (05) : 1656 - 1662
  • [40] Packet switching optical network-on-chip architectures
    Zhang, Lei
    Regentova, Emma E.
    Tan, Xianfang
    COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (02) : 697 - 714