Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification

被引:0
作者
Zhao, Kang [1 ,2 ]
Shen, Wenbo [1 ]
机构
[1] Intel Corp, Beijing 100013, Peoples R China
[2] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Formal verification; model checking; system testing; SIMULATION;
D O I
10.1109/TVLSI.2014.2384040
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The complexity of the multicore communication protocols makes it a huge effort to validate the corresponding register transfer level (RTL). To achieve the high coverage of simulation, this brief proposes a covalidation method to generate the RTL testbench based on the model-checking technique. An object-oriented event-mapping technique is proposed to transform the sequential traces created by formal method to parallel RTL stimulus. A case study on the modified, exclusive, shared and invalid protocol was performed and showed that the covalidation method could save significant effort to create RTL testbenches while maintaining high coverage.
引用
收藏
页码:3124 / 3128
页数:5
相关论文
共 11 条
  • [1] [Anonymous], 2008, HIGH LEVEL SYNTHESIS
  • [2] Cunningham G. D., 2004, P DES VER C SAN JOS, P1
  • [3] Goldberg E, 2008, LECT NOTES COMPUT SC, V4905, P127, DOI 10.1007/978-3-540-78163-9_14
  • [4] Ip CN, 1996, FORM METHOD SYST DES, V9, P41, DOI 10.1007/BF00625968
  • [5] Jose J., 2007, 18353 WIPR TECHN
  • [6] Li L., 2006, J SYSTEMICS CYBERNET, V4, P22
  • [7] Linking Simulation with Formal Verification and Modeling of Wireless Sensor Network in TLA
    Martyna, Jerzy
    [J]. COMPUTER NETWORKS, 2010, 79 : 131 - 140
  • [8] Segev E, 2004, ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, P515
  • [9] Shimizu K, 2002, DES AUT CON, P801, DOI 10.1109/DAC.2002.1012732
  • [10] Singh P., 2010, Proceedings of the 2010 11th International Workshop on Microprocessor Test and Verification (MTV), P67, DOI 10.1109/MTV.2010.20