Design Optimization for AC Coupled On-chip Global Interconnect

被引：0
|
作者：
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构：
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
来源：
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年
关键词：
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码：1521 / 1523
页数：3
相关论文
共 50 条
  • [41] Physical planning of on-chip interconnect Architectures
    Chen, HY
    Bo, Y
    Feng, Z
    Cheng, CK
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 30 - 35
  • [42] On-chip interconnect modeling by wire duplication
    Zhong, G
    Koh, CK
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1521 - 1532
  • [43] Methodologies and tools for pipelined on-chip interconnect
    Scheffer, L
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 152 - 157
  • [44] Sensitivity of interconnect delay to on-chip inductance
    Ismail, YI
    Freidman, EG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406
  • [45] Shielding effect of on-chip interconnect inductance
    El-Moursy, MA
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 396 - 400
  • [46] Scaling Optical Communication for On-Chip Interconnect
    Binggeli, Mat
    Li, Feng
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1178 - 1183
  • [47] Design optimization methodology for on-chip spiral inductors
    Okada, K
    Hoshino, H
    Onodera, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06) : 933 - 941
  • [48] Modeling the electrical effects of metal dishing due to CMP for on-chip interconnect optimization
    Chang, RZ
    Cao, Y
    Spanos, CJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1577 - 1583
  • [49] Low Power Laser Driver Design in 28 nm CMOS for on-Chip and Chip-to-Chip Optical Interconnect
    Belfiore, Guido
    Szilagyi, Laszlo
    Henker, Ronny
    Ellinger, Frank
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [50] Design of a novel differential on-chip wave-pipelined serial interconnect with surfing
    Bhaskar, M.
    Jaswanth, A.
    Venkataramani, B.
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 649 - 660
12345