Design Optimization for AC Coupled On-chip Global Interconnect

被引:0
|
作者
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
来源
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年
关键词
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码:1521 / 1523
页数:3
相关论文
共 50 条
  • [41] Design and Evaluation of multipliers for hardware accelerated on-chip EdDSA
    Gupta, Harshita
    Kabra, Mayank
    Patwari, Nitin D.
    Prashanth, H. C.
    Rao, Madhav
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 24 - 32
  • [42] Low-power on-chip communication based on transition-aware global signaling (TAGS)
    Kaul, H
    Sylvester, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 464 - 476
  • [43] An on-chip coupled resonator optical waveguide single-photon buffer
    Takesue, Hiroki
    Matsuda, Nobuyuki
    Kuramochi, Eiichi
    Munro, William J.
    Notomi, Masaya
    NATURE COMMUNICATIONS, 2013, 4
  • [44] Development of a Non-Invasive On-Chip Interconnect Health Sensing Method Based on Bit Error Rates
    Shin, Insun
    Koo, Kyoungmin
    Kwon, Daeil
    SENSORS, 2018, 18 (10)
  • [45] Voltage-mode driver preemphasis technique for on-chip global buses
    Zhang, Liang
    Wilson, John M.
    Bashirullah, Rizwan
    Luo, Lei
    Xu, Jian
    Franzon, Paul D.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (02) : 231 - 236
  • [46] Multicast On-Chip Traffic Analysis Targeting Manycore NoC Design
    Abadal, Sergi
    Mestres, Albert
    Alarcon, Eduard
    Cabellos-Aparicio, Albert
    Martinez, Raul
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 370 - 378
  • [47] Generalized interconnect delay time and crosstalk models: I. Applications of interconnect optimization design
    Lee, TGY
    Tseng, TY
    Wong, SC
    Yang, CJ
    Liang, MS
    Cheng, HC
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (12): : 6686 - 6693
  • [48] System-Level Performance Optimization and Benchmarking for On-Chip Graphene Interconnects
    Pan, Chenyun
    Naeemi, Azad
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 33 - 36
  • [49] Reducing On-Chip DRAM Energy via Data Transfer Size Optimization
    Ono, Takatsugu
    Inoue, Koji
    Murakami, Kazuaki
    Yoshida, Kenji
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 433 - 443
  • [50] Layout optimization methodology for ring-based on-chip optical network
    Wang, Kang
    Wang, Kun
    Yang, Yintang
    Wang, Yue
    Gu, Huaxi
    IEICE ELECTRONICS EXPRESS, 2019, 16 (20): : 1 - 6