共 50 条
- [41] Design and Evaluation of multipliers for hardware accelerated on-chip EdDSA 2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 24 - 32
- [43] An on-chip coupled resonator optical waveguide single-photon buffer NATURE COMMUNICATIONS, 2013, 4
- [46] Multicast On-Chip Traffic Analysis Targeting Manycore NoC Design 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 370 - 378
- [47] Generalized interconnect delay time and crosstalk models: I. Applications of interconnect optimization design JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (12): : 6686 - 6693
- [48] System-Level Performance Optimization and Benchmarking for On-Chip Graphene Interconnects 2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 33 - 36
- [49] Reducing On-Chip DRAM Energy via Data Transfer Size Optimization IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 433 - 443
- [50] Layout optimization methodology for ring-based on-chip optical network IEICE ELECTRONICS EXPRESS, 2019, 16 (20): : 1 - 6