共 50 条
- [31] A comparative analysis of a distributed on-chip RLC interconnect model under ramp excitation EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS, 2005, : 519 - 522
- [35] Pulse Width Modulation for Reduced Peak Power Full-Swing On-Chip Interconnect ISLPED 09, 2009, : 213 - 218
- [38] Performace Modeling and Optimization for On-Chip Interconnects in Memory Arrays 2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 149 - 151
- [39] Driver pre-emphasis techniques for on-chip global buses ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 186 - 191
- [40] Design and Evaluation of multipliers for hardware accelerated on-chip EdDSA 2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 24 - 32