Design Optimization for AC Coupled On-chip Global Interconnect

被引:0
|
作者
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
来源
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年
关键词
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码:1521 / 1523
页数:3
相关论文
共 50 条
  • [21] A unified system level error model of crosstalk and electromigration for on-chip interconnect
    Lee, Hyeonggeon
    Park, Jong Kang
    Kim, Jong Tae
    IEICE ELECTRONICS EXPRESS, 2017, 14 (05):
  • [22] Testing for interconnect crosstalk defects using on-chip embedded processor cores
    Chen, L
    Bai, XL
    Dey, SJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 529 - 538
  • [23] Delay Estimation for On-Chip VLSI Interconnect using Weibull Distribution Function
    Kar, R.
    Chattaraj, A.
    Chandra, A.
    Mal, A. K.
    Bhattacharjee, A. K.
    IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 367 - 369
  • [24] Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
    Li Chen
    Xiaoliang Bai
    Sujit Dey
    Journal of Electronic Testing, 2002, 18 : 529 - 538
  • [25] AC coupled interconnect for dense 3-D ICs
    Xu, J
    Mick, S
    Wilson, J
    Luo, L
    Chandrasekar, K
    Erickson, E
    Franzon, PD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2156 - 2160
  • [26] Design optimization of one-turn helix: A novel compliant off-chip interconnect
    Zhu, Q
    Ma, LY
    Sitaraman, SK
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (02): : 106 - 112
  • [27] Design optimization of one-turn helix - A novel compliant off-chip interconnect
    Zhu, Q
    Ma, LY
    Sitaraman, SK
    ITHERM 2002: EIGHTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, PROCEEDINGS, 2002, : 833 - 839
  • [28] Using Transmission Lines for Global On-Chip Communication
    Carpenter, Aaron
    Hu, Jianyun
    Xu, Jie
    Huang, Michael
    Wu, Hui
    Liu, Peng
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 183 - 193
  • [29] Optimal cascade lumped model of deep submicron on-chip interconnect with distributed parameters
    Ma, QG
    Yang, YT
    Li, YJ
    Jia, XZ
    MICROELECTRONIC ENGINEERING, 2005, 77 (3-4) : 310 - 318
  • [30] A Novel Method for Delay Analysis of CMOS Inverter with On-Chip RLC Interconnect Load
    Maheshwari, Vikas
    Mazumdar, S.
    Kar, R.
    Mandal, D.
    Bhattacharjee, A. K.
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,