共 50 条
- [21] A unified system level error model of crosstalk and electromigration for on-chip interconnect IEICE ELECTRONICS EXPRESS, 2017, 14 (05):
- [22] Testing for interconnect crosstalk defects using on-chip embedded processor cores JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 529 - 538
- [23] Delay Estimation for On-Chip VLSI Interconnect using Weibull Distribution Function IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 367 - 369
- [24] Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores Journal of Electronic Testing, 2002, 18 : 529 - 538
- [26] Design optimization of one-turn helix: A novel compliant off-chip interconnect IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (02): : 106 - 112
- [27] Design optimization of one-turn helix - A novel compliant off-chip interconnect ITHERM 2002: EIGHTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, PROCEEDINGS, 2002, : 833 - 839
- [30] A Novel Method for Delay Analysis of CMOS Inverter with On-Chip RLC Interconnect Load 2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,