Design Optimization for AC Coupled On-chip Global Interconnect

被引：0
|
作者：
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构：
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
来源：
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年
关键词：
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码：1521 / 1523
页数：3
相关论文
共 50 条
  • [21] A multiconductor transmission line methodology for global on-chip interconnect modeling and analysis
    Elfadel, IM
    Deutsch, A
    Smith, HH
    Rubin, BJ
    Kopcsay, GV
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01): : 71 - 78
  • [22] Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies
    Koo, Kyung-Hoae
    Kapur, Pawan
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1787 - 1798
  • [23] Delay Modelling of On-Chip RC Global VLSI Interconnect for Step Input
    Maheshwari, V.
    Bhadauria, R. S.
    Jha, Samir Kumar
    Kar, R.
    Mandal, D.
    Bhattacharjee, A. K.
    PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 458 - 463
  • [24] An alternative architecture for on-chip global interconnect: Segmented bus power modeling
    Zhang, Y
    Ye, W
    Irwin, MJ
    CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1062 - 1065
  • [25] Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining
    Zhang, LZ
    Hu, YH
    Charlie, CPC
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 904 - 907
  • [26] Design and optimization of on-chip capillary electrophoresis
    Bharadwaj, R
    Santiago, JG
    Mohammadi, B
    ELECTROPHORESIS, 2002, 23 (16) : 2729 - 2744
  • [27] An Optimization Strategy for Low Energy and High Performance for the On-chip Interconnect Signalling
    Chen, Ge
    Nooshabadi, Saeid
    Duvall, Steven
    ISLPED 09, 2009, : 287 - 290
  • [28] On-Chip Crosstalk Noise Reduction Model using interconnect optimization Techniques
    Hunagund, P. V.
    Kalpana, A. B.
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 87 - +
  • [29] Repeater insertion combined with LGR methodology for on-chip interconnect timing optimization
    Moreinis, M
    Morgenshtein, A
    Wagner, IA
    Kolodny, A
    ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 125 - 128
  • [30] Reliability-aware design flow for silicon photonics on-chip interconnect
    1763, Institute of Electrical and Electronics Engineers Inc., United States (22):
12345