Design Optimization for AC Coupled On-chip Global Interconnect

被引:0
|
作者
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
关键词
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码:1521 / 1523
页数:3
相关论文
共 50 条
  • [1] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [2] Design optimization for capacitive-resistively driven on-chip global interconnect
    Jiang, Jianfei
    He, Weifeng
    Wei, Jizeng
    Wang, Qin
    Mao, Zhigang
    IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 12
  • [3] Well-behaved global on-chip interconnect
    Caputa, P
    Svensson, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 318 - 323
  • [4] Transition Skew Coding for global on-chip interconnect
    Akl, Charbel J.
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1091 - 1096
  • [5] Wave-pipelined on-chip global interconnect
    Zhang, Lizheng
    Hu, Yuhen
    Chen, Charlie Chung-Ping
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 127 - 132
  • [6] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
    Jiang, Jian-Fei
    Sheng, Wei-Guang
    Mao, Zhi-gang
    He, Wei-feng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [7] Noise-aware power optimization for on-chip interconnect
    Kim, KW
    Jung, SO
    Narayanan, U
    Liu, CL
    Kang, SM
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 108 - 113
  • [8] Noise-aware power optimization for on-chip interconnect
    Kim, Ki-Wook
    Jung, Seong-Ook
    Narayanan, Unni
    Liu, C.L.
    Kang, Sung-Mo
    Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 108 - 113
  • [9] On-chip Interconnect Optimization and Validation using Virtual Platform
    Choi, Jungyun
    Kang, Kyungsu
    Park, Sangho
    Lee, Seunghan
    Park, Yohan
    Bae, Byeongwook
    Lee, Byunghoon
    Yoo, ByungChul
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 53 - 54
  • [10] On-Chip Optical Interconnect
    Ohashi, Keishi
    Nishi, Kenichi
    Shimizu, Takanori
    Nakada, Masafumi
    Fujikata, Junichi
    Ushida, Jun
    Torii, Sunao
    Nose, Koichi
    Mizuno, Masayuki
    Yukawa, Hiroaki
    Kinoshita, Masao
    Suzuki, Nobuo
    Gomyo, Akiko
    Ishi, Tsutomu
    Okamoto, Daisuke
    Furue, Katsuya
    Ueno, Toshihide
    Tsuchizawa, Tai
    Watanabe, Toshifumi
    Yamada, Koji
    Itabashi, Sei-ichi
    Akedo, Jun
    PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1186 - 1198