Design Optimization for AC Coupled On-chip Global Interconnect

被引:0
|
作者
Liang, Lianfei [1 ]
Wang, Qin [1 ]
He, Weifeng [1 ]
Zeng, Xiaoyang [2 ]
机构
[1] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China
[2] Fudan Univ, Dept Microelect, Shanghai 200433, Peoples R China
来源
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2016年
关键词
high speed; low power; interconnect; AC coupled; optimal design; COMMUNICATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
AC coupled low-swing signaling is a new method that can improve delay performance and reduce per-bit power consumption in communication. This paper first performs a delay analysis for AC coupled low-swing circuits based on the Asymptotic Waveform Evaluation (AWE). The new delay metrics demonstrate that optimal designs can be obtained in low-swing signaling. To verify our analysis, a simulation environment is established. The simulation results indicate that the optimal designs can dramatically increase the 3-dB bandwidth. Thus, the optimal design method can effectively improve the bandwidth of AC coupled global wires.
引用
收藏
页码:1521 / 1523
页数:3
相关论文
共 50 条
  • [1] Design optimization for capacitive-resistively driven on-chip global interconnect
    Jiang, Jianfei
    He, Weifeng
    Wei, Jizeng
    Wang, Qin
    Mao, Zhigang
    IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 12
  • [2] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
    Jiang, Jian-Fei
    Sheng, Wei-Guang
    Mao, Zhi-gang
    He, Wei-feng
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [3] Well-behaved global on-chip interconnect
    Caputa, P
    Svensson, C
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 318 - 323
  • [4] On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals
    Zhang, Ling
    Zhang, Yulei
    Chen, Hongyu
    Yao, Bo
    Hamilton, Kevin
    Cheng, Chung-Kuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (03) : 520 - 524
  • [5] A Feed-Forward Equalizer for Capacitively Coupled On-Chip Interconnect
    Naveen, K.
    Dave, Marshnil
    Baghini, Maryam Shojaei
    Sharma, Dinesh K.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 215 - 220
  • [6] Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance
    Chen, Ge
    Nooshabadi, Saeid
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 30 - 38
  • [7] Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies
    Koo, Kyung-Hoae
    Kapur, Pawan
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1787 - 1798
  • [8] On-chip interconnect modeling by wire duplication
    Zhong, G
    Koh, CK
    Roy, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1521 - 1532
  • [9] On-chip transmission line interconnect for SiCMOS LSI
    Masu, K
    Okada, K
    Ito, H
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 353 - +
  • [10] Optimal interconnect termination for on-chip high speed signaling
    Hussein, Ezz El-Din O.
    Ismail, Yehea I.
    2011 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2011,