共 50 条
- [1] Global interconnect optimization in the presence of on-chip inductance 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
- [2] Design optimization for capacitive-resistively driven on-chip global interconnect IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 12
- [5] Wave-pipelined on-chip global interconnect ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 127 - 132
- [6] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
- [7] Noise-aware power optimization for on-chip interconnect ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 108 - 113
- [8] Noise-aware power optimization for on-chip interconnect Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 108 - 113
- [9] On-chip Interconnect Optimization and Validation using Virtual Platform 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 53 - 54