An Array-based Scalable Architecture for DCT Computations in Video Coding

被引:0
作者
Huang, Jian [1 ]
Lee, Jooheung [1 ]
Ge, Yimin [2 ]
机构
[1] Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA
[2] Beihang Univ, Coll Software, Beijing, Peoples R China
来源
2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2 | 2007年
关键词
DCT; Video Coding; FPGA;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we propose an array-based architecture for DCT computation with high scalability. The scalable architecture can perform DCT computations for 15 different zones and 8 different precisions to achieve quality scalability for DCT coefficients. Due to the quantization process in video coding, the quality can still be retained for larger quantization parameter. We show the detailed comparisons between the quality scalability and the tradeoff factors, i.e., throughput, hardware resources, clock frequencies, and power consumptions.
引用
收藏
页码:451 / +
页数:2
相关论文
共 14 条
  • [1] DISCRETE COSINE TRANSFORM
    AHMED, N
    NATARAJAN, T
    RAO, KR
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (01) : 90 - 93
  • [2] [Anonymous], H263 ITUT
  • [3] CHANG TS, 2000, IEEE T CIRCUITS SYST, V10
  • [4] GONG D, 2004, IEEE T CIRCUITS SYST, V14
  • [5] HUANG J, 2008, P IEEE S LOW POW HIG
  • [6] KHAYAM SA, 2004, DISCRETE COSINE TRAN
  • [7] KIM HC, 2005, IEICE T COMMUN B, V88
  • [8] Kinane A, 2004, LECT NOTES COMPUT SC, V3254, P780
  • [9] New DCT computation technique based on scalable resources
    Mietens, S
    De With, PHN
    Hentschel, C
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 34 (03): : 189 - 201
  • [10] PAO IM, 1999, IEEE T CIRCUITS SYST, V9