A 1-Gb/s, four-state, sliding block Viterbi decoder

被引:83
作者
Black, PJ [1 ]
Meng, THY [1 ]
机构
[1] STANFORD UNIV, DEPT ELECT ENGN, STANFORD, CA 94305 USA
关键词
forward error correction; trellis codes; Viterbi decoding; Viterbi detection; Viterbi estimation;
D O I
10.1109/4.585246
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To achieve unlimited concurrency and hence throughput in an area-efficient manner, a sliding block Viterbi decoder (SBVD) is implemented that combines the filtering characteristics of a sliding block decoder with the computational efficiency of the Viterbi algorithm, The SBVD approach reduces decode of a continuous input stream to decode of independent overlapping blocks, without constraining the encoding process, A systolic SBVD architecture-is presented that combines forward and backward processing of the block interval, The architecture is demonstrated in a four-state, R = 1/2, eight-level soft decision Viterbi decoder that has been designed and fabricated in double-metal CMOS, The 9.21 mm x 8.77 mm chip containing 150 k transistors is fully functional at a clock rate of 83 MHz and dissipates 3.0 W under typical operating conditions (V-DD = 5.0 V, T-A = 27 degrees C), This corresponds to a block decode rate of 83 MHz, equivalent to a decode rate of 1 Gb/s. For low-power operation, typical parts are fully functional at a clock rate of greater than 12 MHz, equivalent to a decode rate of 144 Mb/s, and dissipate 24 mW at V-DD = 1.5 V, demonstrating extremely low power consumption at such high rates.
引用
收藏
页码:797 / 805
页数:9
相关论文
共 16 条
[1]   A 140-MB/S, 32-STATE, RADIX-4 VITERBI DECODER [J].
BLACK, PJ ;
MENG, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1877-1885
[2]   PERFORMANCE OF CONVOLUTIONALLY CODED OPTICAL M PPM SYSTEMS WITH IMPERFECT SLOT SYNCHRONIZATION [J].
CANNONE, G ;
MAJUMDER, SP ;
GANGOPADHYAY, R ;
PRATI, G .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1991, 39 (10) :1433-1437
[3]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[4]  
CLARK GC, 1981, ERROR CORRECTION COD, P227
[5]   50 MBIT-S MULTIPLEXED CODING SYSTEM FOR SHUTTLE COMMUNICATIONS [J].
DUNN, JE .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1978, 26 (11) :1636-1638
[6]  
FETTWEIS G, 1991, J VLSI SIGN, V3, P105, DOI 10.1007/BF00927838
[7]  
FETTWEIS G, 1990, P GLOBECOM 90, V3, P1712
[8]  
FEYGIN G, 1991, CSRI252 U TORONTO
[9]   VITERBI ALGORITHM [J].
FORNEY, GD .
PROCEEDINGS OF THE IEEE, 1973, 61 (03) :268-278
[10]   AN ALTERNATIVE TO METRIC RESCALING IN VITERBI DECODERS [J].
HEKSTRA, AP .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1989, 37 (11) :1220-1222