Customized kernel execution on reconfigurable hardware for embedded applications

被引:6
|
作者
Hasan, Muhammad Z. [2 ]
Sotirios, Sotirios G. [1 ]
机构
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
[2] Texas A&M Univ, Engn Technol & Ind Distribut Dept, College Stn, TX 77843 USA
关键词
System reconfiguration; Embedded systems; FPGA;
D O I
10.1016/j.micpro.2008.12.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To conserve space and power as well as to harness high performance in embedded systems, high utilization of the hardware is required. This can be facilitated through dynamic adaptation of the silicon resources in reconfigurable systems in order to realize various customized kernels as execution proceeds. Fortunately, the encountered reconfiguration overheads can be estimated. Therefore, if the scheduling of time-consuming kernels considers also the reconfiguration overheads, an overall performance gain can be obtained. We present our policy, experiments, and performance results of customizing and reconfiguring Field-Programmable Gate Arrays (FPGAs) for embedded kernels. Experiments involving EEMBC (EDN Embedded Microprocessor Benchmarking Consortium) and MiBench embedded benchmark kernels show high performance using our main policy, when considering reconfiguration overheads. Our policy reduces the required reconfigurations by more than 50% as compared to brute-force solutions, and performs within 25% of the ideal execution time while conserving 60% of the FPGA resources. Alternative strategies to reduce the reconfiguration overhead are also presented and evaluated. (C) 2009 Elsevier B.V. All rights reserved.
引用
收藏
页码:211 / 220
页数:10
相关论文
共 50 条
  • [1] An Embedded Memory-Centric Reconfigurable Hardware Accelerator for Security Applications
    Babecki, Christopher
    Qian, Wenchao
    Paul, Somnath
    Karam, Robert
    Bhunia, Swarup
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (10) : 3196 - 3202
  • [2] Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms
    Harkin, J
    McGinnity, TM
    Maguire, LP
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 321 - 322
  • [3] Reconfigurable hardware accelerator for embedded DSP
    Reeves, K
    Sienski, K
    Field, C
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 332 - 340
  • [4] An Overview of Reconfigurable Hardware in Embedded Systems
    Garcia, Philip
    Compton, Katherine
    Schulte, Michael
    Blem, Emily
    Fu, Wenyin
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01) : 1 - 19
  • [5] Transparent Acceleration of Program Execution Using Reconfigurable Hardware
    Paulino, Nuno
    Ferreira, Joao Canas
    Bispo, Joao
    Cardoso, Joao M. P.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1066 - 1071
  • [6] Speeding up program execution using reconfigurable hardware and a hardware function library
    Jain, S
    Balakrishnan, M
    Kumar, A
    Kumar, S
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 400 - 405
  • [7] A design methodology for mobile and embedded applications on FPGA-based dynamic reconfigurable hardware
    Perera, Darshika G.
    Li, Kin Fun
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2019, 11 (05) : 661 - 677
  • [8] The Minimization of Hardware Size in Reconfigurable Embedded Platforms
    Perng, Nei-Chiung
    Chen, Jian-Jia
    Kuo, Tei-Wei
    APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1517 - 1522
  • [9] Similarity Computation Using Reconfigurable Embedded Hardware
    Perera, Darshika G.
    Li, Kin Fun
    EIGHTH IEEE INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, PROCEEDINGS, 2009, : 323 - 329
  • [10] An Efficient Implementation Of A Phase Unwrapping Kernel On Reconfigurable Hardware
    Braganza, Sherman
    Leeser, Miriam
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 138 - 143