A 1.8-V frequency synthesizer for WCDMA in 0.18-μm CMOS process

被引：0
|
作者：
Lee, YM [1 ]
Lee, JS [1 ]
Ju, RA [1 ]
Kim, KW [1 ]
Yu, SD [1 ]
机构：
[1] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Buk Gu, Taejon, South Korea
来源：
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This research describes the design of a fully integrated fractional-N frequency synthesizer for the local oscillator in IMT-2000 system using 0.18-mum CMOS technology and 1.8-V single power supply. The designed fractional-N synthesizer contains following components. Modified charge pump uses active cascode transistors to achieve the high output impedance. A multi-modulus prescaler has modified ECL-like D flip-flop with additional diode-connected transistors for short transient time and high frequency operation. And phase-frequency detector, integrated passive loop filter, LC-tuned VCO having a tuning range from 1.584 to 2.4 GHz at 1.8-V power supply, and higher-order sigma-delta modulator are contained. Finally, designed frequency synthesizer provides 5 MHz channel spacing with -122.6 dBc/Hz at 1 MHz in the WCDMA band and total output power is 28-mW.
引用
收藏
页码：613 / 616
页数：4
相关论文
共 50 条
  • [1] Design of a frequency synthesizer for WCDMA in 0.18-μn CMOS process
    Lee, YM
    Lee, JS
    Lee, SJ
    Ju, RA
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 757 - 760
  • [2] A 5V Charge Pump in a standard 1.8-V 0.18-μm CMOS process
    Hasan, T
    Lehmann, T
    Kwok, CY
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1899 - 1902
  • [3] 1.8-V second-order ΣΔ modulator in 0.18-μm CMOS technology
    Carrillo, JM
    Montecelo, MA
    Neubauer, H
    Hauer, H
    Duque-Carrillo, JF
    Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 1, 2005, : 197 - 200
  • [4] 1.8-V 10-GHZ ring VCO design using 0.18-μm CMOS technology
    Liu, HQ
    Goh, WL
    Siek, L
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 77 - 78
  • [5] A 1.8-V 91-dB DR second-order ΣΔ modulator in 0.18-μm CMOS technology
    Juan M. Carrillo
    Miguel A. Montecelo
    Harald Neubauer
    Hans Hauer
    J. Francisco Duque-Carrillo
    Analog Integrated Circuits and Signal Processing, 2007, 53 : 63 - 69
  • [6] A 1.8-V 91-dB DR second-order ΣΔ modulator in 0.18-μm CMOS technology
    Carrillo, Juan M.
    Montecelo, Miguel A.
    Neubauer, Harald
    Hauer, Hans
    Duque-Carrillo, J. Francisco
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2007, 53 (2-3) : 63 - 69
  • [7] A K-band power amplifier with parasitic diode linearizer in 0.18-μm CMOS process using 1.8-V supply voltage
    Chen, Yu-Chen
    Chang, Yu-Teng
    Lu, Hsin-Chia
    2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [8] A Ku-band frequency synthesizer in 0.18-μm CMOS technology
    Peng, Yu-Hsun
    Lu, Liang-Hung
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2007, 17 (04) : 256 - 258
  • [9] A 1.8-V 2.4/5.15-GHz dual-band LC VCO in 0.18-μm CMOS technology
    Jia, L
    Ma, JG
    Yeo, KS
    Yu, XP
    Do, MA
    Lim, WM
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (04) : 194 - 196
  • [10] A 0.18-μm CMOS Dual-Band Frequency Synthesizer With Spur Reduction Calibration
    Chen, Yang-Wen
    Yu, Yueh-Hua
    Chen, Yi-Jan Emery
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (10) : 551 - 553
12345