Fast problem-size-independent parallel prefix circuits

被引:8
作者
Lin, Yen-Chun [1 ]
Hung, Li-Ling [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
关键词
Combinational circuit; Depth-size optimal; Parallel algorithms; Prefix operation; Problem-size independent; Waist-size optimal; ALGORITHMS; COMPUTATIONS; FAMILY;
D O I
10.1016/j.jpdc.2008.12.003
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A family of parallel algorithms solving the prefix problem on the combinational circuit model is presented. These prefix circuits are waist-size optimal with waist 1 (WSO-1). They are not only building blocks for constructing fast depth-size optimal prefix circuits, but also themselves fast problem-size-independent prefix circuits. When the problem size is greater than the circuit width. the presented prefix circuits may very much faster than any other prefix circuits of the same width, especially when the problem size is greater than or equal to twice the circuit width. The new prefix circuits are compared analytically with other representative prefix circuits to show how fast they are. They have the minimum depth and are the fastest among all WSO-1 prefix circuits of the same width and fan-out. Thus, they are better building blocks than other WSO-1 circuits for constructing fast depth-size optimal prefix circuits with the same fan-out. (C) 2009 Elsevier Inc. All rights reserved.
引用
收藏
页码:382 / 388
页数:7
相关论文
共 48 条
[1]  
Akl S.G., 1997, Parallel Computation: Models and Methods
[2]   Parallel biological sequence comparison using prefix computations [J].
Aluru, S ;
Futamura, N ;
Mehrotra, K .
IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, :653-659
[3]   Parallel prefix adder design [J].
Beaumont-Smith, A ;
Lim, CC .
ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, :218-225
[4]  
BILGORY A, 1986, IEEE T COMPUT, V35, P34, DOI 10.1109/TC.1986.1676655
[5]   SCANS AS PRIMITIVE PARALLEL OPERATIONS [J].
BLELLOCH, GE .
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (11) :1526-1538
[6]   A REGULAR LAYOUT FOR PARALLEL ADDERS [J].
BRENT, RP ;
KUNG, HT .
IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (03) :260-264
[7]   LIMITED WIDTH PARALLEL PREFIX CIRCUITS [J].
CARLSON, DA ;
SUGLA, B .
JOURNAL OF SUPERCOMPUTING, 1990, 4 (02) :107-129
[8]   FASTER OPTIMAL PARALLEL PREFIX SUMS AND LIST RANKING [J].
COLE, R ;
VISHKIN, U .
INFORMATION AND COMPUTATION, 1989, 81 (03) :334-352
[9]   Multiple addition and prefix sum on a linear array with a reconfigurable pipelined bus system [J].
Datta, A .
JOURNAL OF SUPERCOMPUTING, 2004, 29 (03) :303-317
[10]   High-speed parallel-prefix VLSI ling adders [J].
Dimitrakopoulos, G ;
Nikolos, D .
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) :225-231