DreamCam: A modular FPGA-based smart camera architecture

被引:33
作者
Birem, Merwan [1 ]
Berry, Francois [1 ]
机构
[1] UBP CNRS, UMR 6602, Inst Pascal, F-63177 Aubiere, France
关键词
Smart camera; Image processing; Interest points; VHDL; Harris and Stephen algorithm; Field Programmable Gate Array (FPGA); Hardware implementation; Real-time system;
D O I
10.1016/j.sysarc.2014.01.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
DreamCam is a modular smart camera constructed with the use of an FPGA like main processing board. The core of the camera is an Altera Cyclone-Ill associated with a CMOS imager and six private Ram blocks. The main novel feature of our work consists in proposing a new smart camera architecture and several modules (IP) to efficiently extract and sort the visual features in real time. In this paper, extraction is performed by a Harris and Stephen filtering associated with customized modules. These modules extract, select and sort visual features in real-time. As a result, DreamCam (with such a configuration) provides a description of each visual feature in the form of its position and the grey-level template around it. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:519 / 527
页数:9
相关论文
共 31 条
  • [1] Albani L., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P367
  • [2] Real-time 2-D feature detection on a reconfigurable computer
    Benedetti, A
    Perona, P
    [J]. 1998 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, PROCEEDINGS, 1998, : 586 - 593
  • [3] Benitez D., 1999, Computer Vision Systems. First International Conference, ICVS'99. Proceedings, P348
  • [4] Mapping a single assignment programming language to reconfigurable systems
    Böhm, W
    Hammes, J
    Draper, B
    Chawathe, M
    Ross, C
    Rinker, R
    Najjar, W
    [J]. JOURNAL OF SUPERCOMPUTING, 2002, 21 (02) : 117 - 130
  • [5] Real-time video analysis on an embedded smart camera for traffic surveillance
    Bramberger, M
    Brunner, J
    Rinner, B
    Schwabach, H
    [J]. RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2004, : 174 - 181
  • [6] Brandon M., 2010, RAPID CORNER DETECTI
  • [7] Carey S.J., J SYST ARCHITECT
  • [8] Chalimbaud P., 2009, INT J ROBOT RES
  • [9] Embedded Active Vision System Based on an FPGA Architecture
    Chalimbaud, Pierre
    Berry, Francois
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
  • [10] Chen L., 2005, TECH AUTOMAT APPL, V24, P55