Simultaneous Switching Noise Analysis for High-Speed Interface

被引：0

作者：

Takahashi, Narimasa ^{[1
]}

Kagawa, Kenji ^{[2
]}

Honda, Yutaka ^{[2
]}

Takahashi, Yo ^{[3
]}

机构：

[1] IBM Japan Ltd, Kyoto 6048175, Japan

[2] ATE Serv, Kawasaki, Kanagawa 2130011, Japan

[3] Shibaura Inst Technol, Tokyo 1358548, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

SSN; power integrity; signal integrity; DDR;

D O I：

10.1587/transele.E92.C.460

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes the modeling and the analysis methodology to evaluate Simultaneous Switching Noise (SSN) for the combined system of the package with the 4-layer Printed Circuit Board (PCB), which the 64 Simultaneous Switching Outputs (SSOs) were included using a simple IBIS model. Simulation results showed that the ground plane in both package and PCB can be used as the reference to reduce SSN more effectively than the power plane. For the source synchronous timing technique such as used in a DDR SDRAM memory bus in the model shown in this paper, the skew control circuit tequiniqe is easy to apply in the chip design instead of using embedded capacitors in the package's substrate. And also the radiated emission and eye diagram analysis were studied.

引用

页码：460 / 467

页数：8

共 50 条

[41] Improved EBG Structure Used torestrain Simultaneous Switching Noise
Wang, Liuping
Li, Zhihua
Cao, Liqiang
Wan, Lixi
2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 50 - 52
[42] Electrical Interconnect Design for Testing of High-Speed IC Transceivers
Rimolo-Donadio, R.
Baks, C.
Lee, B. G.
Song, J. H.
Gu, X.
Kwark, Y. H.
Kuchta, D. M.
Rylyakov, A. V.
Schow, C. L.
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 55 - 58
[43] Material constraints on high-speed design
Bucur, Diana
Militaru, Nicolae
ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES VII, 2015, 9258
[44] An electromagnetic crystal power substrate with efficient suppression of power/ground plane noise on high-speed circuits
Wu, Tzong-Lin
Chen, Sin-Ting
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (07) : 413 - 415
[45] High-Speed Channel Modeling With Machine Learning Methods for Signal Integrity Analysis
Lu, Tianjian
Sun, Ju
Wu, Ken
Yang, Zhiping
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (06) : 1957 - 1964
[46] High-Speed Signal Termination Analysis Using A Co-Simulation Approach
Chang, Weng-Yew Richard
See, Kye-Yak
Soh, Wei-Shan
Oswal, Manish
Wang, Lin-Biao
PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 619 - +
[47] Crosstalk Analysis of Delay-Insensitive Code in High-Speed Package Interconnects
Sun, Bo
Xu, Zhaoxin
MICROMACHINES, 2023, 14 (05)
[48] Selectively Embedded Electromagnetic Bandgap Structure for Suppression of Simultaneous Switching Noise
Shi, Ling-Feng
Zhou, Da-Li
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2014, 56 (06) : 1370 - 1376
[49] Reflection De-Embedding for High-Speed I/O Measurements
Sudhakaran, Sunil
Lin, Daniel
2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 133 - 135
[50] An evolutionary design methodology of printed circuit boards for high-speed VLSIs
Yasunaga, Moritoshi
Yoshihara, Ikuo
ARTIFICIAL LIFE AND ROBOTICS, 2016, 21 (02) : 171 - 176

← 1 2 3 4 5 →