Simultaneous Switching Noise Analysis for High-Speed Interface

被引：0

作者：

Takahashi, Narimasa ^{[1
]}

Kagawa, Kenji ^{[2
]}

Honda, Yutaka ^{[2
]}

Takahashi, Yo ^{[3
]}

机构：

[1] IBM Japan Ltd, Kyoto 6048175, Japan

[2] ATE Serv, Kawasaki, Kanagawa 2130011, Japan

[3] Shibaura Inst Technol, Tokyo 1358548, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 04期

关键词：

SSN; power integrity; signal integrity; DDR;

D O I：

10.1587/transele.E92.C.460

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes the modeling and the analysis methodology to evaluate Simultaneous Switching Noise (SSN) for the combined system of the package with the 4-layer Printed Circuit Board (PCB), which the 64 Simultaneous Switching Outputs (SSOs) were included using a simple IBIS model. Simulation results showed that the ground plane in both package and PCB can be used as the reference to reduce SSN more effectively than the power plane. For the source synchronous timing technique such as used in a DDR SDRAM memory bus in the model shown in this paper, the skew control circuit tequiniqe is easy to apply in the chip design instead of using embedded capacitors in the package's substrate. And also the radiated emission and eye diagram analysis were studied.

引用

页码：460 / 467

页数：8

共 50 条

[21] Simultaneous Switching Noise Analysis of Reference Voltage Rails for Pseudo Differential Interfaces
Park, Sung Joo
Choi, Jae Young
Swaminathan, Madhavan
2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 47 - 50
[22] Analysis of Several Electromagnetic Band Gap Topologies for Reducing Simultaneous Switching Noise
Maheswari Y.U.
Amudha A.
Kumar L.A.
IEEE Electromagnetic Compatibility Magazine, 2022, 11 (01): : 57 - 71
[23] Ultra-Wide Band Noise Measurements of Repeater for High-Speed Applications
EL Sabbagh, Mahmoud A.
2018 IEEE 27TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2018, : 119 - 121
[24] Signal Integrity Analysis and Simulation of High-speed Circuit
Zhu Xiaoyan
Wang Zhao
PROCEEDINGS 2016 EIGHTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION ICMTMA 2016, 2016, : 593 - 596
[25] Concurrent analysis of signal-power integrity and EMC for high-speed signaling systems
Chan, Edward K.
Lai, Mauro
Choi, Myoung Joon
Ryu, Woong Hwari
2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 77 - 84
[26] Protocol for a Simplified Processor-Memory Interface Using High-Speed Serial Link
Kwon, HyukJe
Choi, Yongseok
CLOUD COMPUTING (CLOUDCOMP 2015), 2016, 167 : 301 - 310
[27] Compact EBG structure for ground bounce noise suppression in high-speed digital systems
Karuppiah V.
Gurusamy U.
AIMS Electronics and Electrical Engineering, 2022, 6 (02): : 124 - 143
[28] Lubricated Tin-Nickel for High-Speed Connector Ground Contacts: A Reliable Interface
Bhargava, Suvrat
Martens, Rod
Consoli, John
Morgan, Chad
Hubbard, Daniel
Little, Matt
Minnick, Tim
2022 IEEE 67TH HOLM CONFERENCE ON ELECTRICAL CONTACTS (HLM), 2022, : 133 - 139
[29] An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions
Azais, F.
Bertrand, Y.
Renovell, M.
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 158 - 163
[30] Fast Eye Diagram Analysis for High-Speed CMOS Circuits
Ahmadyan, Seyed Nematollah
Gu, Chenjie
Natarajan, Suriyaprakash
Chiprout, Eli
Vasudevan, Shobha
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1377 - 1382

← 1 2 3 4 5 →