A design of general multiplier in GF(28) and FPGA implementation

被引:1
作者
Yang, Xiaohui [1 ]
Dai, Zibin [1 ]
Yu, Xuerong [1 ]
Su, Jinhai [1 ]
机构
[1] PLA Informat Engn Univ, Inst Elect Technol, Zhengzhou 450004, Peoples R China
来源
2006 1ST INTERNATIONAL SYMPOSIUM ON PERVASIVE COMPUTING AND APPLICATIONS, PROCEEDINGS | 2006年
关键词
finite field; GF (2(8)) multiplication; FPGA;
D O I
10.1109/SPCA.2006.297444
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In the paper, we have introduced the theory of Generalized Multiplier in GF (2(8)). The design can be used in GF (2(8)) for arbitrary modulo polynomial. Based on the theory, we have implemented the circuit based on our design schemes, and take example in the various cipher algorithms application. Finally, we give the implementation result based on the FPGA of the family of Stratix II of Altera corporation.
引用
收藏
页码:503 / +
页数:2
相关论文
共 5 条
[1]  
*ALT CORP, 2004, STRAT 2 ARCH FEB
[2]  
CHODOWIEC P, 1999, IMPLEMENTATION TWOFI
[3]  
*FIPS, 2001, ANN ADV ENCR STAND A, P197
[4]   A versatile and scalable digit-serial/parallel multiplier architecture for finite fields GF(2m) [J].
Hütter, M ;
Gorssschädl, J ;
Kamendje, GA .
ITCC 2003: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2003, :692-700
[5]  
STAAKE TR, 2003, THESIS DARMSTADT U T, P25