Semi-systolic architecture for AB2 operation over GF(2m)

被引:0
|
作者
Kim, HS [1 ]
Jeon, IS [1 ]
Lee, JH [1 ]
机构
[1] Kyungil Univ, Kyungsan 712701, Kyungpook Prov, South Korea
来源
PARALLEL PROCESSING AND APPLIED MATHEMATICS | 2004年 / 3019卷
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper proposes a new algorithm and two parallel semi-systolic array architectures to compute AB(2) over GF(2(m)). They are based on the standard basis representation and use the property of irreducible all one polynomial as a modulus. The first architecture, named PSA(Parallel-in parallel-out Semi-systolic array Architecture) has the critical path with 1D(AND) + 1D(XOR) per cell and the latency of m+1. The second architecture, named MPSA(Modified Parallel-in parallel-out Semi-systolic array Architecture) has the critical path with 1D(XOR) per cell and has the same latency with PSA. They have lower latency and smaller hardware complexity than previous architectures. Since the proposed architectures have regularity, modularity and concurrency, they are suitable for VLSI implementation.
引用
收藏
页码:998 / 1005
页数:8
相关论文
共 50 条
  • [21] Low complexity systolic architecture for modular multiplication over GF(2m)
    Kim, Hyun-Sung
    Lee, Sung-Woon
    COMPUTATIONAL SCIENCE - ICCS 2006, PT 1, PROCEEDINGS, 2006, 3991 : 634 - 640
  • [22] Scalable and Systolic Architecture for Computing Double Exponentiation Over GF(2m)
    Chiou-Yng Lee
    Jim-Min Lin
    Che Wun Chiou
    Acta Applicandae Mathematica, 2006, 93 : 161 - 178
  • [23] Efficient Montgomery-Based Semi-Systolic Multiplier for Even-Type GNB of GF(2m)
    Wang, Zhen
    Fan, Shuqin
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (03) : 415 - 419
  • [24] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Ibrahim, Atef
    Gebali, Fayez
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 331 - 343
  • [25] Low space-complexity and low power semi-systolic multiplier architectures over GF(2m) based on irreducible trinomial
    Gebali, Fayez
    Ibrahim, Atef
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 40 : 45 - 52
  • [26] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Atef Ibrahim
    Fayez Gebali
    Journal of Signal Processing Systems, 2016, 82 : 331 - 343
  • [27] Computation of AB2 multiplier in GF(2m) using efficient low-complexity cellular architecture
    Liu, CH
    Huang, NF
    Lee, CY
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (12) : 2657 - 2663
  • [28] Partitioned systolic architecture for modular multiplication in GF(2m)
    Kim, HS
    Lee, SW
    Yoo, KY
    INFORMATION PROCESSING LETTERS, 2000, 76 (03) : 135 - 139
  • [29] Concurrent error detection in semi-systolic dual basis multiplier over GF(2m) using self-checking alternating logic
    Chiou, C. W.
    Liang, W. -Y.
    Chang, H. W.
    Lin, J. -M.
    Lee, C. -Y.
    IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (05) : 382 - 391
  • [30] Low complexity bit-parallel systolic architecture for computing C+AB2 over a class of GF(2m)
    Ting, YR
    Lu, EH
    Lee, JY
    INTEGRATION-THE VLSI JOURNAL, 2004, 37 (03) : 167 - 176