Recent progress in CMOS RF circuit design

被引：2
|
作者：
Kousai, Shouhei [1 ]
机构：
[1] Toshiba Co Ltd, Ctr Semicond R&D, Saiwai Ku, Kawasaki, Kanagawa 2328520, Japan
来源：
IEICE ELECTRONICS EXPRESS | 2014年 / 11卷 / 02期
关键词：
CMOS; RF; all-digital PLL; all-digital TX; noise cancelling; non-linearity cancelling; AMPLIFIER; WCDMA;
D O I：
10.1587/elex.11.20132011
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper reviews recent progress in CMOS RF circuits with respect to technology scaling. It tunes out that RF transceivers almost ideally scale with technologies, even though some of RF circuits do not obey scaling law due to the noise, linearity, matching, and output power constraints. In order to overcome these constraints many design techniques including all digital approach, digital assisted approach, noise cancelling, non-linearity canceling, and RF filtering have been introduced. Also remaining challenges for the future is discussed.
引用
收藏
页数：15
相关论文
共 50 条
  • [1] RF and Millimeter-wave Circuit Design in CMOS: Basics and Recent Advances
    Krishnaswamy, Harish
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : XLI - XLI
  • [2] Recent Progress on High-Efficiency CMOS and SiGe RF Power Amplifier Design
    Lie, Donald Y. C.
    Tsay, Jerry
    Hall, Travis
    Nukala, Teja
    Lopez, Jerry
    Li, Yan
    2016 IEEE TOPICAL CONFERENCE ON POWER AMPLIFIERS FOR WIRELESS AND RADIO APPLICATIONS (PAWR), 2016, : 15 - 17
  • [3] RF CMOS or SIGE BICMOS in RF and mixed signal circuit design
    Pawlikiewicz, A. H.
    El Rai, S. E.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 333 - 338
  • [4] Reconfigurable RF CMOS Circuit Design for Cognitive Radios
    Okada, Kenichi
    Matsuzawa, Akira
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 96 - 99
  • [5] Compact modeling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Venezia, VC
    Klaassen, DBM
    NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 93 - 104
  • [6] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174
  • [7] Scalable parasitic components model of CMOS for RF circuit design
    Itoh, N
    Ohguro, T
    Katoh, K
    Kimijima, H
    Ishizuka, S
    Kojima, K
    Miyakawa, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (02) : 288 - 298
  • [8] RF/analog circuit design in scaled digital CMOS technology
    Masui S.
    Konishi T.
    Journal of the Institute of Electrical Engineers of Japan, 2011, 131 (01): : 30 - 33
  • [9] AMS/RF-CMOS circuit design for wireless transceivers
    Castro-Lopez, R.
    de Llera, D. Rodriguez
    Ismail, M.
    Fernandez, F. V.
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (01) : 1 - 2
  • [10] An embedded MOS model 9 for CMOS RF circuit design
    Iversen, CR
    MICROWAVE JOURNAL, 2001, 44 (11) : 22 - +
12345