On-Chip Crosstalk Noise Reduction Model using interconnect optimization Techniques

被引:0
|
作者
Hunagund, P. V. [1 ]
Kalpana, A. B. [2 ]
机构
[1] Gulbarga Univ, Dept Appl Elect, Gulbarga, Karnataka, India
[2] Bangalore Inst Technol, Bangalore 560004, Karnataka, India
关键词
D O I
10.1109/SMELEC.2008.4770282
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an improved crosstalk 271 model for noise constrained interconnects optimization. The proposed model has simple closed-form expressions, which is capable of predicting the noise amplitude and the noise pulse width of an RC interconnect as well as coupling locations (near-driver and near-receiver) on victim net. This is efficient and sufficiently accurate to be effectively incorporated in state-of-the-art noise calculators(less than 6% error on average compared with HSPICE simulator). In particularly we demonstrate its effectiveness in the following application: Optimization rule generation for noise reduction using various interconnects optimization techniques.
引用
收藏
页码:87 / +
页数:2
相关论文
共 50 条
  • [31] Predictive state-space for on-chip crosstalk noise
    Kadim, H. J.
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 789 - 792
  • [32] Design Optimization for AC Coupled On-chip Global Interconnect
    Liang, Lianfei
    Wang, Qin
    He, Weifeng
    Zeng, Xiaoyang
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
  • [33] Crosstalk noise analysis of on-chip interconnects for ternary logic applications using FDTD
    Madhuri, Badugu Divya
    Sunithamani, S.
    MICROELECTRONICS JOURNAL, 2019, 93
  • [34] On-chip optical interconnect using visible light
    Wei Cai
    Bing-cheng Zhu
    Xu-min Gao
    Yong-chao Yang
    Jia-lei Yuan
    Gui-xia Zhu
    Yong-jin Wang
    Peter Grünberg
    Frontiers of Information Technology & Electronic Engineering, 2017, 18 : 1288 - 1294
  • [35] On-chip optical interconnect using visible light
    Cai, Wei
    Zhu, Bing-cheng
    Gao, Xu-min
    Yang, Yong-chao
    Yuan, Jia-lei
    Zhu, Gui-xia
    Wang, Yong-jin
    Grunberg, Peter
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2017, 18 (09) : 1288 - 1294
  • [36] Exploiting Parity Computation Latency for On-Chip Crosstalk Reduction
    Fu, Bo
    Ampadu, Paul
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (05) : 399 - 403
  • [37] A simplified transmission-line based crosstalk noise model for on-chip RLC wiring
    Agarwal, K
    Sylvester, D
    Blaauw, D
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 859 - 865
  • [38] On-Chip Spur and Phase Noise Cancellation Techniques
    Li, Yi-An
    Mar, Monte
    Nikolic, Borivoje
    Niknejad, Ali M.
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 109 - 112
  • [39] AQUAIA: A CAD tool for on-chip interconnect modeling, analysis, and optimization
    Elfadel, IM
    Anand, MB
    Deutsch, A
    Adekanmbi, O
    Angyal, M
    Smith, H
    Rubin, B
    Kopcsay, G
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2002, : 337 - 340
  • [40] A realizable driving point model for on-chip interconnect with inductance
    Kashyap, CV
    Krauter, BL
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 190 - 195