Analytical models for crosstalk excitation and propagation in VLSI circuits

被引:26
|
作者
Chen, WY [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
关键词
crosstalk; delay; noise; pulses; test generation;
D O I
10.1109/TCAD.2002.802276
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The authors develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high-speed circuits. They focus on crosstalk due to capacitive coupling between a pair of lines. Closed form equations are derived that quantify the severity of these effects and describe qualitatively the dependence of these effects on the values of circuit parameters, the rise/fall times of the input transitions, and the skew between the transitions. For noise propagation, they present a new way for predicting the output waveform produced by an inverter due to a nonsquare wave pulse at its input. To expedite the computation of the response of a logic gate to an input pulse, the authors have developed a novel way of modeling such gates by an equivalent inverter. The results of their analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as postmanufacturing testing of,devices in the presence of significant crosstalk. They present data to demonstrate accuracy of their results, including example runs of a test generator that uses these results.
引用
收藏
页码:1117 / 1131
页数:15
相关论文
共 50 条
  • [41] PULSE-PROPAGATION PROPERTIES OF MULTILAYER CERAMIC MULTICHIP MODULES FOR VLSI CIRCUITS
    VENKATACHALAM, PN
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1983, 6 (04): : 480 - 484
  • [42] Approximate analytical solutions for excitation and propagation in cardiac tissue
    Greene, D'Artagnan
    Shiferaw, Yohannes
    PHYSICAL REVIEW E, 2015, 91 (04):
  • [43] Crosstalk Noise and Signal Propagation Delay Analysis in Submicron CMOS Integrated Circuits
    Bouazza, Ahlam Guen
    Bouazza, Benyounes
    2012 6TH INTERNATIONAL CONFERENCE ON SCIENCES OF ELECTRONICS, TECHNOLOGIES OF INFORMATION AND TELECOMMUNICATIONS (SETIT), 2012, : 155 - 160
  • [44] Analytical delay models for VLSI interconnects under ramp input
    Kahng, AB
    Masuko, K
    Muddu, S
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 30 - 36
  • [45] Effects of delay models on peak power estimation of VLSI sequential circuits
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 45 - 51
  • [46] Semi-state models for VLSI hair-cell circuits
    Sellami, L
    Wong, K
    Newcomb, RW
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (05) : 505 - 516
  • [47] Modular artificial neural network models for simulation and optimization of VLSI circuits
    Ilumoka, AA
    30TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1997, : 190 - 195
  • [48] EMPIRICAL FAILURE ANALYSIS AND VALIDATION OF FAULT MODELS IN CMOS VLSI CIRCUITS
    PANCHOLY, A
    RAJSKI, J
    MCNAUGHTON, LJ
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (01): : 72 - 83
  • [49] Verifying VLSI Circuits
    Greenstreet, Mark R.
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2009, 5799 : 1 - 20
  • [50] PROPAGATION OF EXCITATION IN NEURAL-NETWORK MODELS
    IDIART, MAP
    ABBOTT, LF
    NETWORK-COMPUTATION IN NEURAL SYSTEMS, 1993, 4 (03) : 285 - 294