Analytical models for crosstalk excitation and propagation in VLSI circuits

被引:26
|
作者
Chen, WY [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
关键词
crosstalk; delay; noise; pulses; test generation;
D O I
10.1109/TCAD.2002.802276
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The authors develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high-speed circuits. They focus on crosstalk due to capacitive coupling between a pair of lines. Closed form equations are derived that quantify the severity of these effects and describe qualitatively the dependence of these effects on the values of circuit parameters, the rise/fall times of the input transitions, and the skew between the transitions. For noise propagation, they present a new way for predicting the output waveform produced by an inverter due to a nonsquare wave pulse at its input. To expedite the computation of the response of a logic gate to an input pulse, the authors have developed a novel way of modeling such gates by an equivalent inverter. The results of their analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as postmanufacturing testing of,devices in the presence of significant crosstalk. They present data to demonstrate accuracy of their results, including example runs of a test generator that uses these results.
引用
收藏
页码:1117 / 1131
页数:15
相关论文
共 50 条
  • [21] SPURIOUS SIGNALS IN DIGITAL CMOS VLSI CIRCUITS - A PROPAGATION ANALYSIS
    MOLL, F
    RUBIO, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (10): : 749 - 752
  • [22] Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
    Ismail, YI
    Friedman, EG
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 195 - 206
  • [23] Proposing an efficient method to estimate and reduce crosstalk after placement in VLSI circuits
    Mehdizadeh, Arash
    Zamani, Morteza Saheb
    2008 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2008, : 61 - 68
  • [24] Testability analysis for crosstalk faults in VLSI circuits by using binary decision diagrams
    Pan, Zhongliang
    Chen, Ling
    SIXTH INTERNATIONAL CONFERENCE ON ELECTRONICS AND INFORMATION ENGINEERING, 2015, 9794
  • [25] AN APPROACH TO CROSSTALK EFFECT ANALYSIS AND AVOIDANCE TECHNIQUES IN DIGITAL CMOS VLSI CIRCUITS
    ANGLADA, R
    RUBIO, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 65 (01) : 9 - 17
  • [26] Behavioral EMI models of complex digital VLSI circuits
    Steinecke, T
    Koehne, H
    Schmidt, M
    2003 IEEE International Symposium on Electromagnetic Compatibility (EMC), Vols 1 and 2, Symposium Record, 2003, : 848 - 851
  • [27] ANALOG VLSI MODELS OF OSCILLATORY BIOLOGICAL NEURAL CIRCUITS
    RYCKEBUSCH, S
    MEAD, C
    ARTIFICIAL NEURAL NETWORKS : JOURNEES DELECTRONIQUE 1989, 1989, : 303 - 312
  • [28] Behavioral EMI models of complex digital VLSI circuits
    Steinecke, T
    Koehne, H
    Schmidt, M
    MICROELECTRONICS JOURNAL, 2004, 35 (06) : 547 - 555
  • [29] SIMULATIONS AND MEASUREMENTS OF PICOSECOND SIGNAL TRANSIENTS, PROPAGATION, AND CROSSTALK ON LOSSY VLSI INTERCONNECT
    EO, YS
    EISENSTADT, WR
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1995, 18 (01): : 215 - 225
  • [30] Crosstalk in VLSI interconnections
    Vittal, A
    Chen, LH
    Marek-Sadowska, M
    Wang, KP
    Yang, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1817 - 1824