Analytical models for crosstalk excitation and propagation in VLSI circuits

被引:26
|
作者
Chen, WY [1 ]
Gupta, SK [1 ]
Breuer, MA [1 ]
机构
[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
关键词
crosstalk; delay; noise; pulses; test generation;
D O I
10.1109/TCAD.2002.802276
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The authors develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high-speed circuits. They focus on crosstalk due to capacitive coupling between a pair of lines. Closed form equations are derived that quantify the severity of these effects and describe qualitatively the dependence of these effects on the values of circuit parameters, the rise/fall times of the input transitions, and the skew between the transitions. For noise propagation, they present a new way for predicting the output waveform produced by an inverter due to a nonsquare wave pulse at its input. To expedite the computation of the response of a logic gate to an input pulse, the authors have developed a novel way of modeling such gates by an equivalent inverter. The results of their analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as postmanufacturing testing of,devices in the presence of significant crosstalk. They present data to demonstrate accuracy of their results, including example runs of a test generator that uses these results.
引用
收藏
页码:1117 / 1131
页数:15
相关论文
共 50 条
  • [1] A novel analytical model for evaluation of substrate crosstalk in VLSI circuits
    Masoumi, N
    Elmasry, MI
    Safavi-Naeini, S
    Hadi, H
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 355 - 359
  • [2] Scaling analysis of interconnectivity and crosstalk in VLSI circuits
    Zheng, LR
    Tenhunnen, H
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 124 - 127
  • [3] Test generation in VLSI circuits for crosstalk noise
    Chen, WY
    Gupta, SK
    Breuer, MA
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 641 - 650
  • [4] Test generation for crosstalk effects in VLSI circuits
    Lee, KT
    Nordquist, C
    Abraham, JA
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 628 - 631
  • [5] The analytical model for crosstalk noise of current-mode signaling in coupled RLC interconnects of VLSI circuits
    Peng Xu
    Zhongliang Pan
    Journal of Semiconductors, 2017, 38 (09) : 78 - 85
  • [6] The analytical model for crosstalk noise of current-mode signaling in coupled RLC interconnects of VLSI circuits
    Peng Xu
    Zhongliang Pan
    Journal of Semiconductors, 2017, (09) : 78 - 85
  • [7] Approach for measuring crosstalk interference in CMOS VLSI circuits
    Sainz, J.A.
    Aguado, L.A.
    Roca, M.
    Aledo, A.
    Maiz, J.A.
    Informacion Tecnologica, 2000, 11 (02): : 159 - 166
  • [8] Analytical crosstalk model with inductive coupling in VLSI interconnects
    Ravindra, J. V. R.
    Srinivas, M. B.
    2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2007, : 221 - 224
  • [9] VLSI circuits implementing computational models of neocortical circuits
    Wijekoon, Jayawan H. B.
    Dudek, Piotr
    JOURNAL OF NEUROSCIENCE METHODS, 2012, 210 (01) : 93 - 109
  • [10] TEST PATTERN GENERATION FOR LOGIC CROSSTALK FAULTS IN VLSI CIRCUITS
    RUBIO, A
    SAINZ, JA
    KINOSHITA, K
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 179 - 181