Energy-Efficient Operation of Multicore Processors by DVFS, Task Migration, and Active Cooling

被引:88
|
作者
Hanumaiah, Vinay [1 ]
Vrudhula, Sarma [2 ]
机构
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85201 USA
[2] Arizona State Univ, Sch Comp Informat & Decis Syst Engn, Tempe, AZ 85201 USA
基金
美国国家科学基金会;
关键词
Multicore; performance/Watt; energy efficiency; dynamic voltage and frequency scaling; task migration; active cooling; thermal management; optimization; closed-loop control; leakage power dependence on temperature; POWER; MULTIPROCESSOR; TEMPERATURE; PERFORMANCE; THROUGHPUT;
D O I
10.1109/TC.2012.213
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy efficiency has taken center stage in all aspects of computing, regardless of whether it is performed on a portable battery-powered device, a desktop PC, on servers in a data center, or on a supercomputer. It is expressed as performance-per-watt (PPW), which is equal to the number of instructions that are executed per Joule of energy. The shift to multicore processors, with tens or hundreds of cores on a single die requires that the operation of the cores be dynamically controlled to maximize the processor's overall energy efficiency. This paper presents a unified formulation and an efficient solution for this problem. The solution considers dynamic frequency and voltage scaling, thread migration, and active cooling as the means to control the cores. The solution method is efficient for a real-time implementation. The formulation includes accurate power and thermal models, temperature constraints, and accounts for the dependence of leakage power and circuit delay on temperature. The PPW metric is extended to P-alpha PW (performance(alpha)-per-watt), which allows examining the tradeoffs between optimizing for performance versus optimizing for energy by varying alpha. Simulation experiments assuming a four-core processor demonstrate that the derived control strategy can achieve 3.2x greater energy efficiency (i.e., executes more than three times the number of instructions per Joule) over the performance-optimal solution. The formulation and the efficiency of the solution method also allows for fast design space exploration. Specifically, it is shown how simply increasing the number of cores in a processor can significantly diminish its energy efficiency, and that there is an optimal number of cores that maximize the PPW. This number depends on the ratio of how much the power of an individual core is reduced by scaling, i.e., as the number of cores are increased. Finally, the proposed method is implemented on a quad-core Intel Sandy Bridge processor, and verified by running benchmarks. The experiments suggest that the proposed method results in an improvement of 37 percent over the current state-of-the-art energy-efficient schemes.
引用
收藏
页码:349 / 360
页数:12
相关论文
共 50 条
  • [1] A scheduling selection process for energy-efficient task execution on DVFS processors
    Rauber, Thomas
    Ruenger, Gudula
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (19):
  • [2] Decimal Engine for Energy-Efficient Multicore Processors
    Nannarelli, Alberto
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [3] Energy-efficient hybrid coherence protocol for multicore processors
    Ching-Wen Chen
    An Hsia
    Yong-Wei Zhan
    Tzong-Jye Liu
    Cluster Computing, 2018, 21 : 1521 - 1541
  • [4] Energy-efficient hybrid coherence protocol for multicore processors
    Chen, Ching-Wen
    Hsia, An
    Zhan, Yong-Wei
    Liu, Tzong-Jye
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2018, 21 (03): : 1521 - 1541
  • [5] Allocation of energy-efficient task in cloud using DVFS
    Mishra, Sambit Kumar
    Khan, Md Akram
    Sahoo, Sampa
    Sahoo, Bibhudatta
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2019, 18 (02) : 154 - 163
  • [6] ARC: DVFS-Aware Asymmetric-Retention STT-RAM Caches for Energy-Efficient Multicore Processors
    Gajaria, Dhruv
    Adegbija, Tosiron
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 439 - 450
  • [7] An Energy-Efficient Task Scheduling for Near Real-Time Systems on Heterogeneous Multicore Processors
    Nakada, Takashi
    Yanagihashi, Hiroyuki
    Imai, Kunimaro
    Ueki, Hiroshi
    Tsuchiya, Takashi
    Hayashikoshi, Masanori
    Nakamura, Hiroshi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (02) : 329 - 338
  • [8] A Workflow-Based Support for the Automatic Creation and Selection of Energy-Efficient Task-Schedules on DVFS Processors
    Kramer, Ronny
    Ruenger, Gudula
    PROCEEDINGS OF SIXTH INTERNATIONAL CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGY (ICICT 2021), VOL 2, 2022, 236 : 253 - 267
  • [9] A DVFS BASED HEVC DECODER FOR ENERGY-EFFICIENT SOFTWARE IMPLEMENTATION ON EMBEDDED PROCESSORS
    Nogues, Erwan
    Berrada, Romain
    Pelcat, Maxime
    Menard, Daniel
    Raffin, Erwan
    2015 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA & EXPO (ICME), 2015,
  • [10] Ghost Routers: Energy-Efficient Asymmetric Multicore Processors with Symmetric NoCs
    Son, Hyojun
    Kim, Hanjoon
    Wang, Hao
    Kim, Nam Sung
    Kim, John
    PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,