An Ultra-Low Voltage and Low-Energy Level Shifter in 28-nm UTBB-FDSOI

被引：10
作者：
Vatanjou, Ali Asghar [1 ]
Ytterdal, Trond [1 ]
Aunet, Snorre [1 ]
机构：
[1] Norwegian Univ Sci & Technol, Dept Elect Syst, N-7491 Trondheim, Norway
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 06期
关键词：
Level shifter; subthreshold; low-power; FDSOI; SUBTHRESHOLD; RANGE; CMOS;
D O I：
10.1109/TCSII.2018.2871637
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low-power level shifter capable of up-converting sub-50 mV input voltages to 1 V has been implemented in a 28 nm FDSOI technology. Diode connected transistors and a single-NWELL layout strategy have been used along with poly and back-gate biasing techniques to achieve an adequate balance between the drive strength of the pull-up and pull-down networks. Measurements showed that the lowest input voltage levels, which could be upconverted by the 10 chip samples, varied from 39 mV to 52 mV. Half of the samples could upconvert from 39 mV to 1 V. The simulated energy consumption of the level shifter was 5.2 fJ for an up-conversion from 0.2 V to 1 V and 1 MHz operating frequency.
引用
收藏
页码：899 / 903
页数：5
相关论文
共 50 条
[41]   Ultra-Low-Power and Fast Voltage Level Shifter Using Muller C-Cell for VLSI Systems [J].
Rajendran, Selvakumar ;
Chakrapani, Arvind .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (11) :6530-6546
[42]   Ultra-Low Power 60 GHz Class-C Frequency Tripler in 22-nm FDSOI CMOS Technology [J].
Gupta, Aditya ;
Dietz, Marco ;
Engelmann, Andre ;
Hagelauer, Amelie .
15TH IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS 2024, 2024, :133-137
[43]   An Low-Energy 8T Dual-Port SRAM for Image Processor with Selective Sourceline Drive Scheme in 28-nm FD-SOI Process Technology [J].
Mori, Haruki ;
Nakagawa, Tomoki ;
Kitahara, Yuki ;
Kawamoto, Yuta ;
Takagi, Kenta ;
Yoshimoto, Shusuke ;
Izumi, Shintaro ;
Kawaguchi, Hiroshi ;
Yoshimoto, Masahiko .
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, :532-535
[44]   An ultra-low leakage and small-area level shifter based on super-cut-off mechanism [J].
Wang, Peng ;
Wang, Xiaoqin ;
You, Heng ;
Yin, Jialu ;
Zhan, Yi ;
Qiao, Shushan ;
Zhou, Yumei .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 146
[45]   An Ultra-low-Voltage Energy-efficient Dynamic Fully-Regenerative Latch-based Level-Shifter Circuit with Tunnel-FET & FinFET devices [J].
Cai, Qiao ;
Ji, Yuxin ;
Ma, Ce ;
Li, Xiaocui ;
Zhou, Ting ;
Zhao, Jian ;
Li, Yongfu .
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[46]   28nm FDSOI Ultra Low Power 1.5-2.0 GHz Factorial-DLL Frequency Synthesizer [J].
Asprilla, Andres ;
Cordova, David ;
Deval, Yann ;
Lapuyade, Herve ;
Rivet, Francois .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (02) :602-606
[47]   A 64 Gb/s Low-Power Transceiver for Short- Reach PAM-4 Electrical Links in 28-nm FDSOI CMOS [J].
Depaoli, Emanuele ;
Zhang, Hongyang ;
Mazzini, Marco ;
Audoglio, Walter ;
Rossi, Augusto Andrea ;
Albasini, Guido ;
Pozzoni, Massimo ;
Erba, Simone ;
Temporiti, Enrico ;
Mazzanti, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) :6-17
[48]   1T1C Ultra low power relative Thermal-Voltage sensor in 28nm UTBB FD-SOI CMOS technology for standard, spatial and quantum applications [J].
Galy, Ph. ;
Lethiecq, R. ;
Bawedin, M. .
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
[49]   A Compiled 9-bit 20-MS/s 3.5-fJ/conv.step SAR ADC in 28-nm FDSOI for Bluetooth Low Energy Receivers [J].
Wulff, Carsten ;
Ytterdal, Trond .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (07) :1915-1926
[50]   A 9-mm2 Ultra-Low-Power Highly Integrated 28-nm CMOS SoC for Internet of Things [J].
Pu, Yu ;
Shi, Chunlei ;
Samson, Giby ;
Park, Dongkyu ;
Easton, Ken ;
Beraha, Rudy ;
Newham, Adam ;
Lin, Mark ;
Rangan, Venkat ;
Chatha, Karam ;
Butterfield, Danny ;
Attar, Rashid .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (03) :936-948
12345