Dry development of sub-0.25 mu m features patterned with 193 nm silylation resist

被引:8
作者
Palmateer, SC
Forte, AR
Kunz, RR
Horn, MW
机构
[1] Lincoln Laboratory, Massachusetts Inst. of Technology, Lexington
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A | 1996年 / 14卷 / 03期
关键词
D O I
10.1116/1.580282
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The dry development of sub-0.25 mu m silylated resist features patterned at 193 nm was optimized in an oxygen plasma using a high-ion-density plasma etcher. Low pressure and low wafer temperature eliminate lateral resist lass, resulting in vertical profiles, linewidth fidelity, and large process latitudes for 0.175 mu m silylated resist features. (C) 1996 American Vacuum Society.
引用
收藏
页码:1132 / 1136
页数:5
相关论文
共 34 条
  • [21] ELECTRICAL-PROPERTIES OF SI P+-N JUNCTIONS FOR SUB-0.25 MU-M CMOS FABRICATED BY GA FIB IMPLANTATION
    MOGUL, HC
    STECKL, AJ
    GANIN, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) : 1823 - 1829
  • [22] Impact of trench sidewall interface trap in shallow trench isolation on junction leakage current characteristics for sub-0.25 mu m CMOS devices
    Inaba, S
    Takahashi, M
    Okayama, Y
    Yagishita, A
    Matsuoka, F
    Ishiuchi, H
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 119 - 120
  • [23] GAS-PHASE SILYLATION IN THE DIFFUSION ENHANCED SILYLATED RESIST PROCESS FOR APPLICATION TO SUB-0.5-MU-M OPTICAL LITHOGRAPHY
    BAIK, KH
    VANDENHOVE, L
    GOETHALS, AM
    DEBEECK, MO
    ROLAND, B
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1990, 8 (06): : 1481 - 1487
  • [24] Fabrication of sub-0.1 μm contacts with 193 nm CARL™ photolithography by a combination of ICP dry development and MORI™ HDP oxide etch
    Song, YP
    Watson, A
    Thomas, DJ
    Powell, K
    Raske, HE
    Domke, WD
    Sebald, M
    PLASMA ETCHING PROCESSES FOR SUB-QUARTER MICRON DEVICES, PROCEEDINGS, 2000, 99 (30): : 226 - 232
  • [25] LINEAR-FRESNEL-ZONE-PLATE-BASED 2-STATE ALIGNMENT METHOD FOR SUB-0.25 MU-M X-RAY-LITHOGRAPHY SYSTEM
    CHEN, G
    WALLACE, JP
    CERRINA, F
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (12B): : 5977 - 5981
  • [26] Sub-0.25 mu m ultra-thin SOI CMOS with a single N+ gate process for low-voltage and low-power applications
    Raynaud, C
    Faynot, O
    Pelloie, JL
    Tedesco, S
    Ullmann, B
    Dunne, B
    Guegan, G
    Lerme, M
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 80 - 81
  • [27] Increase of parasitic resistance of shallow p+ extension with SiN sidewall process by hydrogen passivation of boron and its improvement by preamorphization for sub-0.25 mu m pMOSFETs
    Inaba, S
    Murakoshi, A
    Tanaka, M
    Takagi, MT
    Koyama, H
    Koike, H
    Yoshimura, H
    Matsuoka, F
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 168 - 169
  • [28] Reduced 1/f noise and g(m) degradation for sub-0.25 mu m MOSFETs with 25 angstrom-50 angstrom gate oxides grown on nitrogen implanted Si substrates
    Liu, CT
    Misra, D
    Cheung, KP
    Alers, GB
    Chano, CP
    Colonell, JI
    Lai, WYC
    Pai, CS
    Liu, R
    Clemens, JT
    55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 124 - 125
  • [29] SUB-0.1 MU-M RESIST PATTERNING IN SOFT-X-RAY (13NM) PROJECTION LITHOGRAPHY
    OIZUMI, H
    MAEJIMA, Y
    WATANABE, T
    TAGUCHI, T
    YAMASHITA, Y
    ATODA, N
    MURAKAMI, K
    OHTANI, M
    NAGATA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (12B): : 5914 - 5917
  • [30] 193 nm thin layer imaging performance of 140nm contact hole patterning and DOE dry development process optimization of multi-layer resist process
    Kim, WD
    Hwang, SB
    Rich, G
    Graffenberg, V
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XVII, PTS 1 AND 2, 2000, 3999 : 1028 - 1045