Delay-Constrained GNR Routing for Layer Minimization

被引:6
作者
Yan, Jin-Tai [1 ]
机构
[1] Tainan Natl Univ Arts, Off Res & Dev, Tainan 72045, Taiwan
关键词
Routing; Delays; Wires; Graphene; Pins; Nanoscale devices; Very large scale integration; Delay constraint; layer minimization; multiple-layer graphene nanoribbon (GNR) routing;
D O I
10.1109/TVLSI.2020.3004547
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is known that graphene nanoribbon (GNR)-based devices and interconnects can be a better alternative in nano-scale designs. In this article, given a set of GNR nets with delay constraints in a GNR routing plane, a delay-constrained routing algorithm can be proposed to minimize the number of the used layers with satisfying the non-crossing constraints between the two GNR nets and the delay constraints on the given GNR nets in multiple-layer delay-constrained GNR routing. The routing process in our proposed algorithm can be divided into two sequential steps: initial assignment and iterative routing. In the initial assignment step, based on the source-to-target transformation of the multiple-pin nets and the definition of the delay-constrained routing patterns on the GNR nets with the tight delay constraints, a set of necessary delay-constrained routing patterns on the GNR nets can be first assigned onto a minimal set of used layers and the remaining GNR nets can be further assigned onto the available layers. In the iterative routing step, based on the assignment result of the GNR nets, the assigned GNR nets can be routed by using one routability-driven obstacle-aware routing process without considering the delay constraints and the delay-violated GNR nets can be rerouted by using one iterative delay-constrained rip-up-and-rerouting process with considering the delay constraints. Compared with the combination of the source-to-target transformation of the multiple-pin nets and one multiple-layer planar routing process using two single-layer GNR routing algorithms, the experimental results show that our proposed delay-constrained algorithm can use less CPU time and reasonable wirelengths to decrease 38.6%; and 35.0% of the number of used layers on the given GNR nets with two different sets of delay constraints for eight tested examples on the average, respectively.
引用
收藏
页码:2356 / 2369
页数:14
相关论文
共 24 条
  • [1] Albrecht C, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P580, DOI 10.1109/ASPDAC.2002.994986
  • [2] Building blocks for integrated graphene circuits
    Areshkin, Denis A.
    White, Carter T.
    [J]. NANO LETTERS, 2007, 7 (11) : 3253 - 3259
  • [3] Fully Integrated Graphene and Carbon Nanotube Interconnects for Gigahertz High-Speed CMOS Electronics
    Chen, Xiangyu
    Akinwande, Deji
    Lee, Kyeong-Jae
    Close, Gael F.
    Yasuda, Shinichi
    Paul, Bipul C.
    Fujita, Shinobu
    Kong, Jing
    Wong, H. -S. Philip
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 3137 - 3143
  • [4] Das S, 2017, INT SYM QUAL ELECT, P111, DOI 10.1109/ISQED.2017.7918302
  • [5] Delay Estimates for Graphene Nanoribbons: A Novel Measure of Fidelity and Experiments with Global Routing Trees
    Das, Subrata
    Das, Soma
    Majumder, Adrija
    Dasgupta, Parthasarathi
    Das, Debesh Kumar
    [J]. 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 263 - 268
  • [6] Graphene: Status and Prospects
    Geim, A. K.
    [J]. SCIENCE, 2009, 324 (5934) : 1530 - 1534
  • [7] Energy band-gap engineering of graphene nanoribbons
    Han, Melinda Y.
    Oezyilmaz, Barbaros
    Zhang, Yuanbo
    Kim, Philip
    [J]. PHYSICAL REVIEW LETTERS, 2007, 98 (20)
  • [8] Global Routing With Timing Constraints
    Held, Stephan
    Mueller, Dirk
    Rotter, Daniel
    Scheifele, Rudolf
    Traub, Vera
    Vygen, Jens
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (02) : 406 - 419
  • [9] Held S, 2015, ICCAD-IEEE ACM INT, P102, DOI 10.1109/ICCAD.2015.7372556
  • [10] A timing-constrained simultaneous global routing algorithm
    Hu, J
    Sapatnekar, SS
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (09) : 1025 - 1036