Analysis and Design of the Classical CMOS Schmitt Trigger in Subthreshold Operation

被引:53
作者
Pasini Melek, Luiz Alberto [1 ]
da Silva, Anselmo Luis, Jr. [2 ]
Schneider, Marcio Cherem [3 ]
Galup-Montoro, Carlos [3 ]
机构
[1] Fed Univ Santa Catarina UFSC, BR-88040900 Florianopolis, SC, Brazil
[2] Univ Fed Santa Catarina, Florianopolis, SC, Brazil
[3] Univ Fed Santa Catarina, Elect & Elect Engn Dept, Florianopolis, SC, Brazil
关键词
CMOS inverter; Schmitt trigger; subthreshold operation; ultra-low power; ultra-low voltage; THRESHOLD VOLTAGE LEVELS; ACCURATE DETERMINATION; SYSTEMS; ENERGY; POWER;
D O I
10.1109/TCSI.2016.2631726
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the classical CMOS Schmitt trigger (ST) operating in the subthreshold regime is analyzed. The complete DC voltage transfer characteristic of the CMOS ST is determined. The metastable segment of the characteristic is explained in terms of the negative resistance of the NMOS and PMOS subcircuits of the ST. Small-signal analysis is carried out to determine the minimum supply voltage at which the hysteresis appears and to obtain a rough estimation of the hysteresis width. It is shown that the theoretical minimum supply voltage required to obtain hysteresis is 2ln(2 + root 5) kT/q = 75 mV at room temperature. A test chip with CMOS Schmitt triggers was designed and fabricated in a 180 nm technology in order to study their operation at supply voltages between 50 mV and 1000 mV.
引用
收藏
页码:869 / 878
页数:10
相关论文
共 19 条
[1]  
[Anonymous], 1975, AN140 NAT SEM
[2]   Matching the Power, Voltage, and Size of Biological Systems: A nW-Scale, 0.023-mm3 Pulsed 33-GHz Radio Transmitter Operating From a 5 kT/q-Supply Voltage [J].
Choi, Jaebin ;
Aklimi, Eyal ;
Shi, Chen ;
Tsai, David ;
Krishnaswamy, Harish ;
Shepard, Kenneth L. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) :1950-1958
[3]  
Chua LO., 1987, Linear and nonlinear circuits
[4]   CMOS SCHMITT TRIGGERS [J].
DOKIC, BL .
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1984, 131 (05) :197-202
[5]   CMOS SCHMITT TRIGGER DESIGN [J].
FILANOVSKY, IM ;
BALTES, H .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (01) :46-49
[6]   HYSTERESIS IN ELECTRONIC-CIRCUITS - A CIRCUIT THEORISTS PERSPECTIVE [J].
KENNEDY, MP ;
CHUA, LO .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 1991, 19 (05) :471-515
[7]   A 160 mV robust Schmitt trigger based subthreshold SRAM [J].
Kulkarni, Jaydeep P. ;
Kim, Keejong ;
Roy, Kaushik .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) :2303-2313
[8]   ACCURATE DETERMINATION OF THRESHOLD VOLTAGE LEVELS OF A SCHMITT TRIGGER - COMMENT [J].
LAUER, HU .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1987, 34 (10) :1252-1253
[9]  
Lin YS, 2007, IEEE CUST INTEGR CIR, P397
[10]   A 62 mV 0.13 μm CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic [J].
Lotze, Niklas ;
Manoli, Yiannos .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) :47-60