A parallel CNC system architecture based on Symmetric Multi-processor

被引:2
|
作者
Fu, Hongya [1 ]
Li, Cong [1 ]
Fu, Yunzhong [1 ]
机构
[1] Harbin Inst Technol, Sch Mechatron Engn, Harbin, Heilongjiang, Peoples R China
关键词
Parallel CNC; Symmetric multi-processor; Circular buffer; BCU;
D O I
10.1109/IMCCC.2016.74
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For alleviating the contradiction between the speed and precision of interpolation, a parallel CNC system based on symmetric multi-processor J1900 quad-core processor is developed. A parallel prosumer system framework is put forward based on circular buffer which establishes the mechanism of module decoupling and data transmission. The parallelization of CNC is completed using the multi-thread method based on Pthread library. The cycle self-regulation algorithm based on the number of interpolation subdivision is designed which could effectively prospect the length of machining path and change the cycle of each module properly in time. The buffer surplus feedback scheduling algorithm is designed which could solve the problem of buffer overflow and underflow. Both of them constitute the buffer controller unit (BCU) making all modules work correctly. Finally, the experiment on multi-thread parallel CNC system is carried out which indicates that the system framework is workable, buffer control algorithms is effective.
引用
收藏
页码:634 / 637
页数:4
相关论文
共 50 条
  • [1] A new reachability algorithm for symmetric multi-processor architecture
    Sahoo, D
    Jain, J
    Iyer, S
    Dill, D
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2005, 3707 : 26 - 38
  • [2] An efficient multi-processor architecture for parallel cyclic reference counting
    Lins, RD
    HIGH PERFORMANCE COMPUTING FOR COMPUTATIONAL SCIENCE - VECPAR 2002, 2003, 2565 : 650 - 663
  • [3] MULTI-PROCESSOR ARCHITECTURE FOR SIMULATION.
    McQuade, Michael R.
    Alford, Cecil O.
    Combustion and Flame, 1980, 5 (03) : 42 - 46
  • [4] A high performance multi-processor architecture for an on-board SAR processor system
    Helfers, T
    Pike, T
    Liebstückel, U
    Wolframm, A
    Bierens, L
    Moreira, A
    DASIA 2000: DATA SYSTEMS IN AEROSPACE, PROCEEDINGS, 2000, 457 : 205 - 210
  • [5] Parallel Information Extraction on shared memory multi-processor system
    Shan, Jiulong
    Chen, Yurong
    Diao, Qian
    Zhang, Yimin
    2006 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2006, : 311 - 318
  • [6] Parallel Fock matrix construction on layered multi-processor system
    Umeda, H
    Inadomi, Y
    Honda, H
    Nagashima, U
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U793 - U793
  • [7] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
    Ferreira, Rubem Euzebio
    Mourelle, Luiza de Macedo
    Nedjah, Nadia
    TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +
  • [8] Processor architecture exploration and synthesis of massively parallel multi-processor accelerators in application to LDPC decoding
    Jan, Yahya
    Jozwiak, Lech
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (02) : 152 - 169
  • [9] Transaction level modeling of NoC based multi-processor architecture for wireless communication system
    Yoon, Sung-Rok
    Park, Sin-Chong
    2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 694 - 697
  • [10] A consideration of processor utilization on multi-processor system
    Kashiwagi, Koichi
    Higami, Yoshinobu
    Kobayashi, Shin-Ya
    ADVANCES IN INFORMATION PROCESSING AND PROTECTION, 2007, : 383 - 390