Footprint Design Optimization in SiGe BiCMOS SOI Technology

被引：14

作者：

Chen, Tianbing ^{[1
]}

Babcock, Jeff ^{[1
]}

Nguyen, Yen ^{[1
]}

Greig, Wendy ^{[1
]}

Lavrovskaya, Natasha ^{[1
]}

Thibeault, Todd ^{[1
]}

Ruby, Scott ^{[1
]}

Adler, Steve ^{[1
]}

Krakowski, Tracey ^{[1
]}

Kim, Jonggook ^{[1
]}

Sadovnikov, Alexei ^{[1
]}

机构：

[1] Natl Semicond Corp, Adv Proc Technol Dev, Santa Clara, CA 95052 USA

来源：

PROCEEDINGS OF THE 2008 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING | 2008年

关键词：

SiGe HBT; footprint; safe operating area; self heating; thermal resistance; impact ionization;

D O I：

10.1109/BIPOL.2008.4662745

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Footprint design in SiGe BiCMOS SOI technology is described in this paper to improve device performance matrix. The safe operating area (SOA) for a SiGe hetero-junction bipolar transistor (HBT) fabricated on silicon on insulator (SOI) is significantly improved as the footprint area increases. The Early voltage for SiGe HBT on SOI at medium-high bias range also increases substantially with footprint area increase. Peak f(T) and noise figure improves slightly with footprint, and peak f(MAX) improves slightly then decreases significantly at very large footprint area. A generic tube-area-limited thermal resistance model for BiCMOS devices on SOI is also proposed.

引用

页码：208 / 211

页数：4

共 50 条

[1] Collector resistance of accumulation-subcollector transistors for SOI SiGe BiCMOS technology
Xu, Xiaobo
Zhang, Heming
Hu, Huiyong
Qin, Shanshan
Qu, Jiangtao
MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 5452 - 5456
[2] Microwave Limiter Design in 180 nm SiGe BiCMOS Technology
Budnyaev, Vadim
Filippov, Ivan
Vetrov, Igor
2019 URAL SYMPOSIUM ON BIOMEDICAL ENGINEERING, RADIOELECTRONICS AND INFORMATION TECHNOLOGY (USBEREIT), 2019, : 398 - 400
[3] SiGe HBT for application in BiCMOS technology: II. Design, technology and performance
Jain, SC
Decoutere, S
Willander, M
Maes, HE
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2001, 16 (07) : R67 - R85
[4] Advances in SiGe HBT BiCMOS technology
Joseph, A
Lanzerotti, L
Liu, X
Sheridan, D
Johnson, J
Liu, Q
Dunn, J
Rieh, JS
Harame, D
2004 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2004, : 1 - 4
[5] ESD robustness of a BiCMOS SiGe technology
Voldman, S
Juliano, P
Schmidt, N
Botula, A
Johnson, R
Lanzerotti, L
Feilschenfeld, N
Joseph, A
Malinowski, J
Eld, E
Gross, V
Brennan, C
Dunn, J
Harame, D
Herman, D
Meyerson, B
PROCEEDINGS OF THE 2000 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2000, : 214 - 217
[6] Compact Models for Radiation Hardening by Design of SiGe BiCMOS, GaAs and SOI CMOS Microwave Circuits
Sotskov, Denis, I
Usachev, Nikolay A.
Elesin, Vadim V.
Metelkin, Igor O.
Zhidkov, Nikita M.
Nikiforov, Alexander Y.
INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON 2021 ), 2021,
[7] Optimization of a SiGe:C HBT in a BiCMOS technology for low power wireless applications
John, JP
Chai, F
Morgan, D
Keller, T
Kirchgessner, J
Reuter, R
Rueda, H
Teplik, J
White, J
Wipf, S
Zupac, D
PROCEEDINGS OF THE 2002 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2002, : 193 - 196
[8] Design of Differential Oscillator with Dielectric Resonator in a 130 nm SiGe BiCMOS Technology
Jurik, Patrik
Galajda, Pavol
Sokol, Miroslav
Tomas, Urbanec
2023 33RD INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, RADIOELEKTRONIKA, 2023,
[9] Analysis and design of Colpitts VCO using 0.35 μm SiGe BiCMOS technology
Institute of RF- and OE-ICs, Southeast University, Nanjing 210096, China
Guti Dianzixue Yanjiu Yu Jinzhan, 2008, 1 (129-132+157):
[10] Design of a 240-GHz LNA in 0.13 μm SiGe BiCMOS Technology
Najmussadat, Md
Ahamed, Raju
Varonen, Mikko
Parveg, Dristy
Tawfik, Yehia
Halonen, Kari A., I
2020 15TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2021, : 17 - 20

← 1 2 3 4 5 →