Design of phase-locked loops for digital signal processors

被引：0
|
作者：
Leonov, Gennadii [1 ]
Seledzhi, Svetlana [1 ]
机构：
[1] St Petersburg State Univ, Fac Math & Mech, St Petersburg, Russia
来源：
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL | 2005年 / 1卷 / 04期
关键词：
stability; phase-locked loop; processor; clock skew;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Digital signal processors (DSP) are widespread in real-time systems. In the last ten years phase-locked loops have widely been used in DSP as control devices correcting a clock skew. In this paper new type of floating phase locked loops for DSP is designed. For the floating phase locked loops new stability conditions are obtained.
引用
收藏
页码：779 / 789
页数：11
相关论文
共 50 条
  • [1] Stability and bifurcations of phase-locked loops for digital signal processors
    Leonov, G
    Seledzhi, S
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2005, 15 (04): : 1347 - 1360
  • [2] Programmable phase locked loops for digital signal processors
    Leonov, GA
    Seledzhi, SM
    2003 INTERNATIONAL CONFERENCE PHYSICS AND CONTROL, VOLS 1-4, PROCEEDINGS: VOL 1: PHYSICS AND CONTROL: GENERAL PROBLEMS AND APPLICATIONS; VOL 2: CONTROL OF OSCILLATIONS AND CHAOS; VOL 3: CONTROL OF MICROWORLD PROCESSES. NANO- AND FEMTOTECHNOLOGIES; VOL 4: NONLINEAR DYNAMICS AND CONTROL, 2003, : 548 - 554
  • [3] DIGITAL PHASE-LOCKED LOOPS FOR VIDEO SIGNAL RECEPTION
    ZHODZISHSKY, MI
    RADIOTEKHNIKA I ELEKTRONIKA, 1978, 23 (12): : 2525 - 2533
  • [4] An astatic phase-locked system for digital signal processors: Circuit design and stability
    Leonov, GA
    Seledzhi, SM
    AUTOMATION AND REMOTE CONTROL, 2005, 66 (03) : 348 - 355
  • [5] An astatic phase-locked system for digital signal processors: circuit design and stability
    G. A. Leonov
    S. M. Seledzhi
    Automation and Remote Control, 2005, 66 : 348 - 355
  • [6] Digital Phase-Locked Loops
    Levantino, Salvatore
    2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [7] DIGITAL PHASE-LOCKED LOOPS
    不详
    HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
  • [8] DESIGN OF TYPE 2 DIGITAL PHASE-LOCKED LOOPS
    ATKINSON, P
    ALLEN, AJ
    RADIO AND ELECTRONIC ENGINEER, 1975, 45 (11): : 657 - 666
  • [9] ANALYSIS OF DIGITAL PHASE-LOCKED LOOPS FOR HARMONIC SIGNAL FILTRATION
    ZHODZISHSKII, MI
    RADIOTEKHNIKA I ELEKTRONIKA, 1973, 18 (05): : 979 - 984
  • [10] Advanced Digital Phase-Locked Loops
    Levantino, Salvatore
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
12345