A new method for improving path delay fault coverage

被引:0
|
作者
Bateni, Z. [1 ]
Pedram, H. [1 ]
机构
[1] Amir Kabir Univ, Dept Comp Engn, Tehran, Iran
关键词
sequential circuit; path delay fault; fault coverage;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the test of a circuit for faults it is very desirable to have the minimum paths that are to be tested for a complete circuit test. At first, the best test vectors are chosen and then these pairs of vectors are applied to the circuit. Each of these pair of vectors is able to detect a certain number of the faults and the path delay fault coverage for each and all of them may be calculated. Suitable choice of a path may result in the coverage of the whole circuit and increases detected faults. In this paper, a new method for choosing the minimum suitable paths is introduced. Decreasing the number of test paths causes an increase in the number of detectable faults by a certain number of test vector pairs, hence giving a better fault coverage. In the presented method, a test path would be selected, if and only if, there exists at least one "two-piece" segment in that path which has not been tested before in the previously tested paths. If the chosen path has at least one "three-piece" (or "more-piece") segment the method will become more complicated. The method is applied to some ISCAS89 benchmarks circuits.
引用
收藏
页码:199 / 206
页数:8
相关论文
共 50 条
  • [21] THE TOTAL DELAY FAULT MODEL AND STATISTICAL DELAY FAULT COVERAGE
    PARK, ES
    MERCER, MR
    WILLIAMS, TW
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (06) : 688 - 698
  • [22] A New Method of Evolutionary Testing For Path Coverage
    Li, Yijin
    Zhang, Yuheng
    Wei, Qingjie
    2018 IEEE 18TH INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY COMPANION (QRS-C), 2018, : 79 - 86
  • [23] A new method using knowledge reasoning techniques for improving robot performance in coverage path planning
    Hai Van Pham
    Trung Ngo Lam
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2019, 60 (01) : 57 - 64
  • [24] Layout-aware scan chain synthesis for improved path delay fault coverage
    Gupta, P
    Kahng, AB
    Mandoiu, I
    Sharma, P
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 754 - 759
  • [25] Layout-aware scan chain synthesis for improved path delay fault coverage
    Gupta, P
    Kahng, AB
    Mandoiu, II
    Sharma, P
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (07) : 1104 - 1114
  • [26] Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (09) : 1449 - 1453
  • [27] Improving Test Coverage by Measuring Path Delay Time Including Transmission Time of FF
    Zhang, Wenpo
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (05) : 1219 - 1222
  • [28] Line coverage of path delay faults
    Majhi, AK
    Agrawal, VD
    Jacob, J
    Patnaik, LM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 610 - 614
  • [29] Improving transition delay fault coverage using hybrid scan-based technique
    Ahmed, N
    Tehranipoor, M
    DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, : 187 - 195
  • [30] On the fault coverage of gate delay fault detecting tests
    Pramanick, AK
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 78 - 94