A new method for improving path delay fault coverage

被引:0
|
作者
Bateni, Z. [1 ]
Pedram, H. [1 ]
机构
[1] Amir Kabir Univ, Dept Comp Engn, Tehran, Iran
关键词
sequential circuit; path delay fault; fault coverage;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the test of a circuit for faults it is very desirable to have the minimum paths that are to be tested for a complete circuit test. At first, the best test vectors are chosen and then these pairs of vectors are applied to the circuit. Each of these pair of vectors is able to detect a certain number of the faults and the path delay fault coverage for each and all of them may be calculated. Suitable choice of a path may result in the coverage of the whole circuit and increases detected faults. In this paper, a new method for choosing the minimum suitable paths is introduced. Decreasing the number of test paths causes an increase in the number of detectable faults by a certain number of test vector pairs, hence giving a better fault coverage. In the presented method, a test path would be selected, if and only if, there exists at least one "two-piece" segment in that path which has not been tested before in the previously tested paths. If the chosen path has at least one "three-piece" (or "more-piece") segment the method will become more complicated. The method is applied to some ISCAS89 benchmarks circuits.
引用
收藏
页码:199 / 206
页数:8
相关论文
共 50 条
  • [1] Improving a nonenumerative method to estimate path delay fault coverage
    Heragu, K
    Agrawal, VD
    Bushnell, ML
    Patel, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (07) : 759 - 762
  • [2] A comment on "Improving a nonenumerative method to estimate path delay fault coverage"
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (05) : 665 - 666
  • [3] Improving path delay fault testability by path removal
    Sparmann, U
    Koller, L
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 200 - 208
  • [4] Path delay fault diagnosis and coverage - A metric and an estimation technique
    Sivaraman, M
    Strojwas, AJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 440 - 457
  • [5] Exact Path Delay Fault Coverage Calculation of Partitioned Circuits
    Kocan, Fatih
    Li, Lun
    Saab, Daniel G.
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (06) : 858 - 864
  • [6] Exact path delay fault coverage with fundamental ZBDD operations
    Padmanaban, S
    Michael, MK
    Tragoudas, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 305 - 316
  • [7] A statistical fault coverage metric for realistic path delay faults
    Qiu, WQ
    Lu, X
    Wang, J
    Li, Z
    Walker, DMH
    Shi, WP
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 37 - 42
  • [8] Color counting and its application to path delay fault coverage
    Deodhar, J
    Tragoudas, S
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 378 - 383
  • [9] Nonenumerative path delay fault coverage estimation with optimal algorithms
    Kagaris, D
    Tragoudas, S
    Karayiannis, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 366 - 371
  • [10] AN EFFICIENT NONENUMERATIVE METHOD TO ESTIMATE THE PATH DELAY-FAULT COVERAGE IN COMBINATIONAL-CIRCUITS
    POMERANZ, I
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (02) : 240 - 250