A Hardware Implementation Method of the Aihara Chaotic Neural Network

被引：0
|
作者：
Xu, Guizhi [1 ]
Yang, Zhao [1 ]
Luo, Jie [1 ]
机构：
[1] Hebei Univ Technol, Key Lab Electromagnet Field & Elect Apparat Relia, Tianjin, Peoples R China
来源：
2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC) | 2016年
关键词：
chaotic neural network; pipeline; chaos characteristics; FPGA;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper briefly introduces the Aihara chaotic neural network, and then deduces and simplifies its original dynamics equation. Based on the idea of pipeline model, we established an Aihara chaotic neural network of four nervous. By the way of Altera Dsp Builder generating code, we made the simulation and hardware implementation on FPGA platform. Finally, we analyzed the output of the network and proved its good chaos characteristics.
引用
收藏
页码：1118 / 1121
页数：4
相关论文
共 50 条
  • [31] A method to improve the transiently chaotic neural network
    Xu, XS
    Tang, Z
    Wang, JH
    NEUROCOMPUTING, 2005, 67 : 456 - 463
  • [32] A method to improve the transiently chaotic neural network
    Xu, XS
    Wang, JH
    Tang, Z
    Chen, XM
    Li, Y
    Xia, GP
    ADVANCES IN NEURAL NETWORKS - ISNN 2004, PT 1, 2004, 3173 : 401 - 405
  • [33] Hardware Implementation of Convolutional Neural Network-Based Remote Sensing Image Classification Method
    Chen, Lei
    Wei, Xin
    Liu, Wenchao
    Chen, He
    Chen, Liang
    COMMUNICATIONS, SIGNAL PROCESSING, AND SYSTEMS, CSPS 2018, VOL II: SIGNAL PROCESSING, 2020, 516 : 140 - 148
  • [34] Structure-Varying Complex Network Chaotic Model and Its Hardware Implementation
    Wang, Chenyu
    Zheng, Jun
    Qian, Yining
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [35] Implementation of the SoftMax Activation for Reconfigurable Neural Network Hardware Accelerators
    Shatravin, Vladislav
    Shashev, Dmitriy
    Shidlovskiy, Stanislav
    APPLIED SCIENCES-BASEL, 2023, 13 (23):
  • [36] A Quantized Neural Network Library for Proper Implementation of Hardware Emulation
    Kiyama, Masato
    Nakahara, Yasuhiro
    Amagasaki, Motoki
    Iida, Masahiro
    2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 136 - 140
  • [37] Direct Neural-Network Hardware-Implementation Algorithm
    Dinu, Andrei
    Cirstea, Marcian N.
    Cirstea, Silvia E.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (05) : 1845 - 1848
  • [38] Hardware implementation of neural network with. expansiuble and reconfigurable architecture
    Yun, SB
    Kim, YJ
    Dong, SS
    Lee, CH
    ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING: COMPUTATIONAL INTELLIGENCE FOR THE E-AGE, 2002, : 970 - 975
  • [39] Exploiting Weight Statistics for Compressed Neural Network Implementation on Hardware
    Kashikar, Prachi
    Sinha, Sharad
    Verma, Ajeet Kumar
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [40] Hardware implementation of CMAC neural network with reduced storage requirement
    Coll of Technology and Commerce, Kaohsiung, Taiwan
    IEEE Trans Neural Networks, 6 (1545-1556):
12345