Efficient Distributed Memory Management in a Multi-Core H.264 Decoder on FPGA

被引：0

作者：

Zhang, Jiajie ^{[1
]}

Yu, Zheng ^{[1
]}

Yu, Zhiyi ^{[1
]}

Zhang, Kexin ^{[3
]}

Lu, Zhonghai ^{[2
]}

Jantsch, Axel ^{[2
,3
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China

[2] KTH Royal Inst Technol, Kista, Sweden

[3] Memcom Soc Microelect Co Ltd, Wuxi, Peoples R China

来源：

INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC) | 2013年

关键词：

Multi-core; DSM; H.264; decoder; DME; FPGA;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Memory management is a challenging issue of multi-core architecture. With growing core numbers, Distributed Shared Memory (DSM) is becoming a general trend. In this paper, a DSM based multi-core architecture is explored and evaluated via an H. 264 decoder application. The memory access and communication over Network-on-Chips is managed by the Data Management Engine (DME). Experimental results realized on an Altera Strati x VI show that 9-node distributed memory system increases performance by 1.5x compared to centralized memory. Moreover, the performance of proposed DSM architecture grows linearly with the number of cores deployed.

引用

页数：4

共 50 条

[1] An Efficient Methodology for Transaction-Level Design of Multi-core h.264 Video Decoder
Xia, Bingbing
Qiao, Fei
Yang, Huazhong
Wang, Hui
IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 399 - +
[2] An Efficient Multi-Core SIMD Implementation for H.264/AVC Encoder
Bariani, M.
Lambruschini, P.
Raggio, M.
VLSI DESIGN, 2012, Hindawi Limited (2012)
[3] Efficient FPGA Implementation of H.264 CAVLC Entropy Decoder
Siblini, Ali
Baaklini, Elias
Sbeity, Hassan
Fadlallah, Ahmad
Niar, Smail
2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
[4] Optimization of memory management for H.264/AVC decoder
Ji, SH
Park, JW
Kim, SD
8TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1-3: TOWARD THE ERA OF UBIQUITOUS NETWORKS AND SOCIETIES, 2006, : U65 - U68
[5] An Efficient Implementation for H.264 Decoder
Deng, Hongtao
Zhu, Xu
Chen, Zheng
PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 6, 2010, : 41 - 44
[6] AN EFFICIENT DYNAMIC SCHEDULING SCHEME FOR H.264/AVC ENCODING ON MULTI-CORE ARCHITECTURE
Vu, Dung
Castillo, Jeremy
Bhuyan, Laxmi
2014 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2014,
[7] Efficient memory management control for H.264
Chung, H
Ortega, A
ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 777 - 780
[8] A "NEAR-THE-BEST" SYSTEM-LEVEL DESIGN METHODOLOGY OF MULTI-CORE H.264 VIDEO DECODER BASED ON THE PARALLELIZED MULTI-CORE SIMULATOR
Xia, Bingbing
Qiao, Fei
Du, Zidong
Zhu, Di
Yang, Huazhong
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (07)
[9] Complexity analysis of H.264 decoder for FPGA design
Lindroth, Tuomas
Avessta, Nastooh
Teuhola, Jukka
Seceleanu, Tiberiu
2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, 2006, : 1253 - +
[10] MDE-based Rapid DSE of multi-core embedded systems: The H.264 Decoder Case Study
Ammar, Manel
Baklouti, Mouna
Pelcat, Maxime
Desnos, Karol
Abid, Mohamed
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2016, 46 (04): : 219 - 228

← 1 2 3 4 5 →