Deadline-Constrained Tasks' Scheduling in Multi-core Systems Using Harmonic-Aware Load Balancing

被引:2
|
作者
Jadon, Shruti [1 ]
Yadav, Rama Shankar [1 ]
机构
[1] Motilal Nehru Natl Inst Technol Allahabad, Dept Comp Sci & Engn, Allahabad, Uttar Pradesh, India
关键词
Load balancing; Harmonic tasks; Imbalance; Constrained deadlines; DMS; Feasibility;
D O I
10.1007/s13369-020-04980-y
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
In highly advanced real-time critical applications, the demand of multi-core processing is increasing as the tasks are assigned to cores in the most balanced manner. The balancing of tasks on the cores requires an efficient load balancing algorithm. To balance the loads amongst the cores, all harmonic tasks can be grouped together and shall be assigned on a single core. The concept of harmonic task set is effective as it tends to reach a utilization of one, and thus, the system achieves a higher utilization. The proposed paper is focused on harmonic-aware load balancing algorithm for a set of periodic real-time tasks having constrained deadlines, where the deadline of the tasks is less than the period of the tasks. The extensive analysis was performed to establish the superiority of harmonic task sets in real-time applications. The results of this analysis are reported in this paper. It was observed that by considering the tasks' harmonic relationship, the proposed load balancing approach greatly improves the feasibility of real-time tasks on a multi-core processor to meet their deadlines.
引用
收藏
页码:3099 / 3113
页数:15
相关论文
共 50 条
  • [31] Cost-Aware Scheduling of Computation-Intensive Tasks on Multi-Core Server
    Ding, Youwei
    Liu, Liang
    Hu, Kongfa
    Dai, Caiyan
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2018, 12 (11): : 5465 - 5480
  • [32] Multi-Core Fixed-Priority Scheduling of Real-Time Tasks with Statistical Deadline Guarantee
    Wang, Tianyi
    Niu, Linwei
    Ren, Shaolei
    Quan, Gang
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1335 - 1340
  • [33] Power Aware Scheduling on Real-time Multi-core Systems
    Hanamakkanavar, Amit
    Handur, Vidya
    Kareti, Venkatesh
    Ranadive, Priti
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 2624 - 2628
  • [34] A topology-aware load balancing algorithm for clustered hierarchical multi-core machines
    Pilla, Laercio L.
    Ribeiro, Christiane P.
    Coucheney, Pierre
    Broquedis, Francois
    Gaujal, Bruno
    Navaux, Philippe O. A.
    Mehaut, Jean-Francois
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2014, 30 : 191 - 201
  • [35] Energy Aware Dynamic Load Balancer for Embedded Multi-core Systems
    Pundkar, Sachin Ramesh
    Karmakar, Surajit Pradeep
    Mishra, Samir Kumar
    Singh, Surendra
    Vrind, Tushar
    2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022), 2022, : 56 - 61
  • [36] Efficient Scheduling of DAG tasks on Multi-core Processor based Parallel Systems
    Yuan, Liu
    Jia, Pingui
    Yang, Yiping
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [37] Scheduling of Non-preemptive Strictly Periodic Tasks in Multi-Core Systems
    Zheng, Hongliang
    He, Yuanju
    Zhou, Lingyu
    Chen, Yiou
    Ling, Xiang
    CONFERENCE PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON CIRCUITS, DEVICES AND SYSTEMS (ICCDS), 2017, : 195 - 200
  • [38] Energy-aware scheduling on heterogeneous multi-core systems with guaranteed probability
    Li, Ying
    Niu, Jianwei
    Atiquzzaman, Mohammed
    Long, Xiang
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 103 : 64 - 76
  • [39] A shared cache-aware Task scheduling strategy for multi-core systems
    Tang, Xiaoyong
    Yang, Xiaopan
    Liao, Guiping
    Zhu, Xinghui
    JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2016, 31 (02) : 1079 - 1088
  • [40] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77