Soft error reliability in advanced CMOS technologies-trends and challenges

被引:25
作者
Tang Du [1 ]
He ChaoHui [1 ]
Li YongHong [1 ]
Zang Hang [1 ]
Xiong Cen [1 ]
Zhang JinXin [1 ]
机构
[1] Xi An Jiao Tong Univ, Sch Nucl Sci & Technol, Xian 710049, Peoples R China
基金
中国国家自然科学基金; 高等学校博士学科点专项科研基金;
关键词
soft error rate; direct ionization; indirect ionization; multiple errors; single event transient; hardening; challenges; SINGLE-EVENT-UPSET; SILICON-ON-INSULATOR; TRANSIENT PROPAGATION; CHARGE COLLECTION; NUCLEAR-REACTIONS; COMMERCIAL SRAMS; ENERGY; MITIGATION; SOI; RATES;
D O I
10.1007/s11431-014-5565-6
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
With the decrease of the device size, soft error induced by various particles becomes a serious problem for advanced CMOS technologies. In this paper, we review the evolution of two main aspects of soft error-SEU and SET, including the new mechanisms to induced SEUs, the advances of the MCUs and some newly observed phenomena of the SETs. The mechanisms and the trends with downscaling of these issues are briefly discussed. We also review the hardening strategies for different types of soft errors from different perspective and present the challenges in testing, modeling and hardening assurance of soft error issues we have to address in the future.
引用
收藏
页码:1846 / 1857
页数:12
相关论文
共 95 条
  • [1] Abazari MA, 2012, CSI INT SYMP COMPUT, P115, DOI 10.1109/CADS.2012.6316430
  • [2] Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits
    Ahlbin, Jonathan R.
    Massengill, Lloyd W.
    Bhuva, Bharat L.
    Narasimham, Balaji
    Gadlage, Matthew J.
    Eaton, Paul H.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3050 - 3056
  • [3] Single event upsets in a 130 nm hardened latch design due to charge sharing
    Amusan, O. A.
    Sternberg, A. L.
    Witulski, A. F.
    Bhuva, B. L.
    Black, J. D.
    Baze, M. P.
    Massengill, L. W.
    [J]. 2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 306 - +
  • [4] Design techniques to reduce SET pulse widths in deep-submicron combinational logic
    Amusan, Oluwole A.
    Massengill, Lloyd W.
    Bhuva, Bharat L.
    DasGupta, Sandeepan
    Witulski, Arthur F.
    Ahlbin, Jonathan R.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (06) : 2060 - 2064
  • [5] Charge collection and charge sharing in a 130 nm CMOS technology
    Amusan, Oluwole A.
    Witulski, Arthur F.
    Massengill, Lloyd W.
    Bhuva, Bharat L.
    Fleming, Patrick R.
    Alles, Michael L.
    Sternberg, Andrew L.
    Black, Jeffrey D.
    Schrimpf, Ronald D.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3253 - 3258
  • [6] [Anonymous], 2012, P LATIN AM TEST WORK
  • [7] [Anonymous], 2006, JESD89A
  • [8] SEU Prediction From SET Modeling Using Multi-Node Collection in Bulk Transistors and SRAMs Down to the 65 nm Technology Node
    Artola, Laurent
    Hubert, Guillaume
    Warren, Kevin M.
    Gaillardin, Marc
    Schrimpf, Ronald D.
    Reed, Robert A.
    Weller, Robert A.
    Ahlbin, Jonathan R.
    Paillet, Philippe
    Raine, Melanie
    Girard, Sylvain
    Duzellier, Sophie
    Massengill, Lloyd W.
    Bezerra, Francoise
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (03) : 1338 - 1346
  • [9] Effect of Transistor Density and Charge Sharing on Single-Event Transients in 90-nm Bulk CMOS
    Atkinson, Nicholas M.
    Ahlbin, Jonathan R.
    Witulski, Arthur F.
    Gaspard, Nelson J.
    Holman, W. Timothy
    Bhuva, Bharat L.
    Zhang, Enxia X.
    Chen, Li
    Massengill, Lloyd W.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 2578 - 2584
  • [10] Soft-Error Rate Induced by Thermal and Low Energy Neutrons in 40 nm SRAMs
    Autran, J. L.
    Serre, S.
    Semikh, S.
    Munteanu, D.
    Gasiot, G.
    Roche, P.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2658 - 2665