Threats on Logic Locking: A Decade Later

被引:39
作者
Azar, Kimia Zamiri [1 ]
Kamali, Hadi Mardani [1 ]
Homayoun, Houman [1 ]
Sasan, Avesta [1 ]
机构
[1] George Mason Univ, Fairfax, VA 22030 USA
来源
GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI | 2019年
关键词
Reverse Engineering; Logic Locking; SAT Attack; SMT Attack; HARDWARE; PIRACY;
D O I
10.1145/3299874.3319495
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
To reduce the cost of ICs and to meet the market's demand, a considerable portion of manufacturing supply chain, including silicon fabrication, packaging and testing may be pushed offshore. Utilizing a global IC manufacturing supply chain, and inclusion of non-trusted parties in the supply chain has raised concerns over security and trust related challenges including those of overproduction, counterfeiting, IP piracy, and Hardware Trojans to name a few. To reduce the risk of IC manufacturing in an untrusted and globally distributed supply chain, the researchers have proposed various locking and obfuscation mechanisms for hiding the functionality of the ICs during the manufacturing, that requires the activation of the IP after fabrication using the key value(s) that is only known to the IP/ IC owner. At the same time, many such proposed obfuscation and locking mechanisms are broken with attacks that exploit the inherent vulnerabilities in such solutions. The past decade of research in this area, has resulted in many such defense and attack solutions. In this paper, we review a decade of research on hardware obfuscation from an attacker perspective, elaborate on attack and defense lessons learned, and discuss future directions that could be exploited for building stronger defenses.
引用
收藏
页码:471 / 476
页数:6
相关论文
共 33 条
[1]  
Azar K. Z., 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst, P97, DOI DOI 10.46586/TCHES.V2019.I1.97-122
[2]   Preventing IC Piracy Using Reconfigurable Logic Barriers [J].
Baumgarten, Alex ;
Tyagi, Akhilesh ;
Zambreno, Joseph .
IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (01) :66-75
[3]  
Chakraborty R, 2018, 2018 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), P6
[4]   Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks [J].
Kamali, Hadi Mardani ;
Azar, Kimia Zamiri ;
Homayoun, Houman ;
Sasan, Avesta .
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[5]   LUT-Lock: A Novel LUT-based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection [J].
Kamali, Hadi Mardani ;
Azar, Kimia Zamiri ;
Gaj, Kris ;
Homayoun, Houman ;
Sasan, Avesta .
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, :405-410
[6]   Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking [J].
Plaza, Stephen M. ;
Markov, Igor L. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (06) :961-971
[7]   The Model with Left Bottom Corner Coordinates for 2D Rectangular Strip Packing Problem [J].
Qi, Xiao-Ying ;
Zheng, Qiao-Xian ;
Li, Ming ;
Guo, Tian-Jiao .
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND APPLICATIONS (WCNA2017), 2017, :172-176
[8]   Fault Analysis-Based Logic Encryption [J].
Rajendran, Jeyavijayan ;
Zhang, Huan ;
Zhang, Chi ;
Rose, Garrett S. ;
Pino, Youngok ;
Sinanoglu, Ozgur ;
Karri, Ramesh .
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (02) :410-424
[9]  
Rajendran J, 2012, DES AUT CON, P83
[10]   SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware [J].
Roshanisefat, Shervin ;
Kamali, Hadi Mardani ;
Sasan, Avesta .
PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, :153-158