Skipping Embedding in the Design of Reversible Circuits

被引:3
作者
Zulehner, Alwin [1 ]
Wille, Robert [1 ]
机构
[1] Johannes Kepler Univ Linz, Inst Integrated Circuits, Linz, Austria
来源
2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017) | 2017年
关键词
LOGIC; ALGORITHM; LINES;
D O I
10.1109/ISMVL.2017.19
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Synthesis of reversible circuits finds application in many promising domains but has to deal with the fact that the underlying circuits require a unique mapping from the inputs to the outputs. Existing solutions addressed this problem by additionally performing a so-called embedding process prior to synthesis or by naively mapping building blocks of conventional logic to their corresponding reversible counterparts. This leads to solutions that either suffer from limited scalability or yield circuits with a huge number of additionally required circuit lines. In this work, we conduct investigations to overcome these problems. To this end, we simply ignore the fact that an arbitrary Boolean function to be synthesized might be non-reversible and deal with the resulting problem of ensuring a unique input/output mapping during the actual synthesis process. Experimental evaluations indicate that, following this approach, could provide the basis for an alternative synthesis scheme that allows for synthesizing arbitrary Boolean functions in reasonable time and without the need of a prior embedding process.
引用
收藏
页码:173 / 178
页数:6
相关论文
共 50 条
[41]   Embedding capacity estimation of reversible watermarking schemes [J].
Iyer, Rishabh ;
Borse, Rushikesh ;
Chaudhuri, Subhasis .
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2014, 39 (06) :1357-1385
[42]   Considering nearest neighbor constraints of quantum circuits at the reversible circuit level [J].
Wille, Robert ;
Lye, Aaron ;
Drechsler, Rolf .
QUANTUM INFORMATION PROCESSING, 2014, 13 (02) :185-199
[43]   Towards the Design of Fault Tolerant Reversible Circuits Components of ALU using New PCMF Gate [J].
Saligram, Rakshith ;
Rakshith, T. R. .
2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, :862-867
[44]   A Study of Optimal 4-Bit Reversible Toffoli Circuits and Their Synthesis [J].
Golubitsky, Oleg ;
Maslov, Dmitri .
IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (09) :1341-1353
[45]   RevKit: A Toolkit for Reversible Circuit Design [J].
Soeken, Mathias ;
Frehse, Stefan ;
Wille, Robert ;
Drechsler, Rolf .
JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 18 (01) :55-65
[46]   Detection and Localization of Appearance Faults in Reversible Circuits [J].
Mondal, Bappaditya ;
Bandyopadhyay, Chandan ;
Rahaman, Hafizur .
2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
[47]   Exploiting Reversibility in the Complete Simulation of Reversible Circuits [J].
Wille, Robert ;
Stelter, Simon ;
Drechsler, Rolf .
AFRICON, 2013, 2013, :742-747
[48]   Circuits for m-valued classical, reversible and quantum optical computing with application to regular logic design [J].
Al-Rabadi, Anas N. .
INTERNATIONAL JOURNAL OF INTELLIGENT COMPUTING AND CYBERNETICS, 2009, 2 (01) :52-101
[49]   Fault Tolerant Reversible Gate Based Sequential Quantum Dot Cellular Automata Circuits: Design and Contemplation [J].
Singh, Rupali ;
Sharma, Devendra Kumar .
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2020, 15 (03) :331-344
[50]   Design of Cost-Efficient QCA Reversible Circuits via Clock-Zone-Based Crossover [J].
Sasamal, Trailokya Nath ;
Singh, Ashutosh Kumar ;
Mohan, Anand .
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (10) :3127-3140