Skipping Embedding in the Design of Reversible Circuits

被引:3
作者
Zulehner, Alwin [1 ]
Wille, Robert [1 ]
机构
[1] Johannes Kepler Univ Linz, Inst Integrated Circuits, Linz, Austria
来源
2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017) | 2017年
关键词
LOGIC; ALGORITHM; LINES;
D O I
10.1109/ISMVL.2017.19
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Synthesis of reversible circuits finds application in many promising domains but has to deal with the fact that the underlying circuits require a unique mapping from the inputs to the outputs. Existing solutions addressed this problem by additionally performing a so-called embedding process prior to synthesis or by naively mapping building blocks of conventional logic to their corresponding reversible counterparts. This leads to solutions that either suffer from limited scalability or yield circuits with a huge number of additionally required circuit lines. In this work, we conduct investigations to overcome these problems. To this end, we simply ignore the fact that an arbitrary Boolean function to be synthesized might be non-reversible and deal with the resulting problem of ensuring a unique input/output mapping during the actual synthesis process. Experimental evaluations indicate that, following this approach, could provide the basis for an alternative synthesis scheme that allows for synthesizing arbitrary Boolean functions in reasonable time and without the need of a prior embedding process.
引用
收藏
页码:173 / 178
页数:6
相关论文
共 50 条
[31]   Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits [J].
Wille, Robert ;
Soeken, Mathias ;
Przigoda, Nils ;
Drechsler, Rolf .
JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2013, 21 (5-6) :627-640
[32]   Line ordering of reversible circuits for linear nearest neighbor realization [J].
AlFailakawi, Mohammad ;
AlTerkawi, Laila ;
Ahmad, Imtiaz ;
Hamdan, Suha .
QUANTUM INFORMATION PROCESSING, 2013, 12 (10) :3319-3339
[33]   SyReC: A hardware description language for the specification and synthesis of reversible circuits [J].
Wille, Robert ;
Schonborn, Eleonora ;
Soeken, Mathias ;
Drechsler, Rolf .
INTEGRATION-THE VLSI JOURNAL, 2016, 53 :39-53
[34]   A Synthesis Flow for Sequential Reversible Circuits [J].
Soeken, Mathias ;
Wille, Robert ;
Otterstedt, Christian ;
Drechsler, Rolf .
2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, :299-304
[35]   Window Optimization of Reversible and Quantum Circuits [J].
Soeken, Mathias ;
Wille, Robert ;
Dueck, Gerhard W. ;
Drechsler, Rolf .
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, :341-345
[36]   On Generating Test Sets for Reversible Circuits [J].
Tabei, Kaku ;
Yamada, Toshinori .
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, :94-99
[37]   Debugging of Reversible Circuits Using πDDs [J].
Tague, Laura ;
Soeken, Mathias ;
Minato, Shin-ichi ;
Drechsler, Rolf .
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, :316-321
[38]   Complexity of reversible circuits and their quantum implementations [J].
Abdessaied, Nabila ;
Amy, Matthew ;
Drechsler, Rolf ;
Soeken, Mathias .
THEORETICAL COMPUTER SCIENCE, 2016, 618 :85-106
[39]   Reversible Watermarking with Adaptive Embedding Threshold Matrix [J].
Gao, Guangyong ;
Shi, Yun-Qing ;
Sun, Xingming ;
Zhou, Caixue ;
Cui, Zongmin ;
Xu, Liya .
KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2016, 10 (09) :4603-4624
[40]   Reversible watermarking based on two embedding Schemes [J].
Weng, Shaowei ;
Pan, Jeng-Shyang .
MULTIMEDIA TOOLS AND APPLICATIONS, 2016, 75 (12) :7129-7157