共 50 条
[34]
A Synthesis Flow for Sequential Reversible Circuits
[J].
2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL),
2012,
:299-304
[35]
Window Optimization of Reversible and Quantum Circuits
[J].
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS,
2010,
:341-345
[36]
On Generating Test Sets for Reversible Circuits
[J].
2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009),
2009,
:94-99
[37]
Debugging of Reversible Circuits Using πDDs
[J].
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013),
2013,
:316-321