共 14 条
- [1] Using the NS-2 network simulator for evaluating network on chips (NoC) [J]. SECOND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2006, PROCEEDINGS, 2006, : 506 - 512
- [2] A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 124 - 129
- [3] Dumitras T., 2003, ELECT COMPUTER ENG
- [4] Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1782 - 1785
- [5] Next Generation CoreConnect TM Processor Local Bus architecture [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 221 - 225
- [6] Mediratta S. D., 2007, PERFORMANCE EVALUATI
- [7] Mediratta S.D., 2007, CHARACTERIZATION FAU
- [8] MPEG-4 video codec on an ARM core and AMIBA [J]. PROCEEDINGS OF WORKSHOP AND EXHIBITION ON MPEG-4, 2002, : 95 - 98
- [9] Pradhan D.K., 1996, Fault-tolerant computer system design
- [10] Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (05): : 294 - 302