Improvement Network-on-Chip Bandwidth utilization Through Multi Protocol Label Switching by Dividing bandwidth

被引:0
作者
Rad, Mohammad Reza Nouri [1 ]
Kourdy, Reza [1 ]
Pooyan, Mohammad [2 ]
Nasab, Majid Rahimi [3 ]
机构
[1] Islamic Azad Univ, Dept Comp Engn, KhorramAbad Branch, Tehran, Iran
[2] Shahed Univ, Dept Comp Engn, Tehran, Iran
[3] Lorestan Univ, Dept Comp Engn, Khorramabad, Iran
来源
2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 3 | 2010年
关键词
Communication Load; Dividing Bandwidth; mpls fault recovery mechanism; Network-on-Chip; Quality-of-service;
D O I
10.1109/ICCAE.2010.5451835
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
we propose a combination of Mesh topology and Bisection routing in MPLS and IP network-on-chip which can increase Communication load with quality of service which is suitable for multimedia applications. We compare the performance of 2d-Mesh architectures in the sense of on chip network design methodology. The simulations of the architectures are done with two-dimensional Mesh topologies that used MPLS base recovery mechanism with bisection routing in source switch, to provide additional bandwidth for application that need more bandwidth than one link. We also carry out the high level simulation of on chip network using NS-2 to verify the analytical analysis.
引用
收藏
页码:312 / 316
页数:5
相关论文
共 14 条
  • [1] Using the NS-2 network simulator for evaluating network on chips (NoC)
    Ali, Muhammad
    Welzl, Michael
    Adnan, Awais
    Nadeem, Farrukh
    [J]. SECOND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2006, PROCEEDINGS, 2006, : 506 - 512
  • [2] A heuristic for peak power constrained design of network-on-chip (NoC) based multimode systems
    Bhojwani, P
    Mahapatra, R
    Kim, EJ
    Chen, T
    [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 124 - 129
  • [3] Dumitras T., 2003, ELECT COMPUTER ENG
  • [4] Quantitative modelling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip
    Harmanci, MD
    Escudero, NP
    Leblebici, Y
    Ienne, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1782 - 1785
  • [5] Next Generation CoreConnect TM Processor Local Bus architecture
    Hofmann, R
    Drerup, B
    [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 221 - 225
  • [6] Mediratta S. D., 2007, PERFORMANCE EVALUATI
  • [7] Mediratta S.D., 2007, CHARACTERIZATION FAU
  • [8] MPEG-4 video codec on an ARM core and AMIBA
    Park, JH
    Kim, IK
    Kim, SM
    Park, SM
    Koo, BT
    Shin, KS
    Seo, KB
    Cha, JJ
    [J]. PROCEEDINGS OF WORKSHOP AND EXHIBITION ON MPEG-4, 2002, : 95 - 98
  • [9] Pradhan D.K., 1996, Fault-tolerant computer system design
  • [10] Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip
    Rijpkema, E
    Goossens, K
    Radulescu, A
    Dielissen, J
    van Meerbergen, J
    Wielage, P
    Waterlander, E
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (05): : 294 - 302