共 27 条
[1]
Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
1999, 22 (03)
:309-320
[2]
[Anonymous], [No title captured]
[3]
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[4]
Extending on-die wiring hierarchy with wafer level packaging concepts
[J].
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE,
2004,
:105-107
[5]
BALACHANDRAN J, 2006, DATE MUN GERM MAR
[6]
BALACHANDRAN J, 2006, P INT S QUAL EL DES, P387
[7]
Beckmann BM, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P43
[10]
CHUNG D, 2005, IEEE INT SOL STAT CI, P514