Converter-Gating: A Power Efficient and Secure On-Chip Power Delivery System

被引：34

作者：

Uzun, Orhun Aras ^{[1
]}

Koese, Selcuk ^{[1
]}

机构：

[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA

来源：

IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS | 2014年 / 4卷 / 02期

基金：

美国国家科学基金会;

关键词：

DC-DC converter; hardware security; on-chip voltage regulation; side-channel attack; switched capacitor; DC-DC CONVERTER; VOLTAGE REGULATOR; DESIGN; OPTIMIZATION; LOAD;

D O I：

10.1109/JETCAS.2014.2315880

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Dynamic power management techniques and related voltage converter architectures are proposed to design a secure and efficient on-chip power delivery system. A new power management technique, converter-gating, that adaptively turns on and off individual stages of an interleaved switched-capacitor voltage converter based on the workload information to improve the voltage conversion efficiency is proposed. Converter-gating technique is further utilized as a countermeasure against side channel power analysis attacks by pseudo-randomly controlling the converter activity. A new method is proposed to improve the response time of the converter during transient load changes by adaptively configuring the conversion ratio of a switched capacitor voltage converter. The proposed converter is designed and verified using IBM 130 nm technology kit. The proposed system achieves 5% higher power conversion efficiency compared to conventional converters, improves the response time to transient load changes from 1.4 mu s to 104 ns and reduces the correlation between the input current and load current.

引用

页码：169 / 179

页数：11

共 36 条

[1]

Andersen TM, 2013, APPL POWER ELECT CO, P692, DOI 10.1109/APEC.2013.6520285

[2]

[Anonymous], 2012, NSF WORKSH CROSS LAY

[3] Design challenges of technology scaling [J].

Borkar, S .

IEEE MICRO, 1999, 19 (04) :23-29

[4] Dual-Loop System of Distributed Microregulators With High DC Accuracy, Load Response Time Below 500 ps, and 85-mV Dropout Voltage [J].

Bulzacchelli, John F. ;

Toprak-Deniz, Zeynep ;

Rasmus, Todd M. ;

Iadanza, Joseph A. ;

Bucossi, William L. ;

Kim, Seongwon ;

Blanco, Rafael ;

Cox, Carrie E. ;

Chhabra, Mohak ;

LeBlanc, Christopher D. ;

Trudeau, Christian L. ;

Friedman, Daniel J. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) :863-874

[5]

Chakraborty K., 2008, THESIS U WISCONSIN M

[6] DESIGN OF TAPERED BUFFERS WITH LOCAL INTERCONNECT CAPACITANCE [J].

CHERKAUER, BS ;

FRIEDMAN, EG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (02) :151-155

[7] DESIGN OF ION-IMPLANTED MOSFETS WITH VERY SMALL PHYSICAL DIMENSIONS [J].

DENNARD, RH ;

GAENSSLEN, FH ;

YU, HN ;

RIDEOUT, VL ;

BASSOUS, E ;

LEBLANC, AR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :256-268

[8]

Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108

[9] A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology [J].

Guo, Jianping ;

Leung, Ka Nang .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1896-1905

[10] Area-efficient linear regulator with ultra-fast load regulation [J].

Hazucha, P ;

Karnik, T ;

Bloechel, BA ;

Parsons, C ;

Finan, D ;

Borkar, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :933-940

← 1 2 3 4 →