共 16 条
[1]
Ahmed A, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, P385
[2]
VLSI architectures for soft-decision decoding of reed-solomon codes
[J].
2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7,
2004,
:2584-2590
[3]
Systolic interpolation architectures for soft-decoding Reed-Solomon codes
[J].
SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION,
2003,
:81-86
[4]
An FPGA interpolation processor for soft-decision reed-solomon decoding
[J].
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS,
2004,
:310-311
[5]
Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders
[J].
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2005, 39 (1-2)
:93-111
[6]
A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes
[J].
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS,
2002,
:39-44
[8]
Koetter R, 2003, 2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, P365
[10]
Koetter R., 1996, THESIS LINKOPING U L