High-speed interpolation architecture for soft-decision decoding of Reed-Solomon codes

被引:22
作者
Wang, Zhongfeng [1 ]
Ma, Jun
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
parallel architecture; pipeline processing; polynomial interpolation; Reed-Solomon (RS) codes; soft-decision decoding;
D O I
10.1109/TVLSI.2006.884046
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Algebraic soft-decision decoding of Reed-Solomon (RS) codes delivers promising coding gains over conventional bard-decision decoding. The most computationally demanding step in soft-decision decoding of RS codes is bivariate polynomial interpolation. In this paper, we present a hybrid data format-base interpolation architecture that is well suited for high-speed implementation of the soft-decision decoders. It will be shown that this architecture is highly scalable and can be extensively pipelined. It also enables maximum overlap in time for computations at adjacent iterations. It is estimated that the proposed architecture can achieve significantly higher throughput than conventional designs with equivalent or lower hardware complexity.
引用
收藏
页码:937 / 950
页数:14
相关论文
共 16 条
[1]  
Ahmed A, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, PROCEEDINGS, P385
[2]   VLSI architectures for soft-decision decoding of reed-solomon codes [J].
Ahmed, A ;
Koetter, R ;
Shanbhag, NR .
2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, 2004, :2584-2590
[3]   Systolic interpolation architectures for soft-decoding Reed-Solomon codes [J].
Ahmed, A ;
Shanbhag, NR ;
Koetter, R .
SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, :81-86
[4]   An FPGA interpolation processor for soft-decision reed-solomon decoding [J].
Gross, WJ ;
Kschischang, FR ;
Gulak, PG .
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, :310-311
[5]   Towards a VLSI architecture for interpolation-based soft-decision Reed-Solomon decoders [J].
Gross, WJ ;
Kschischang, FR ;
Koetter, R ;
Gulak, PG .
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 39 (1-2) :93-111
[6]   A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes [J].
Gross, WJ ;
Kschischang, FR ;
Koetter, R ;
Gulak, RG .
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, :39-44
[7]   Improved decoding of Reed-Solomon and algebraic-geometry codes [J].
Guruswami, V ;
Sudan, M .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1999, 45 (06) :1757-1767
[8]  
Koetter R, 2003, 2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, P365
[9]   Algebraic soft-decision decoding of Reed-Solomon codes [J].
Koetter, R ;
Vardy, A .
IEEE TRANSACTIONS ON INFORMATION THEORY, 2003, 49 (11) :2809-2825
[10]  
Koetter R., 1996, THESIS LINKOPING U L