Addressing Thermal and Power Delivery Bottlenecks in 3D Circuits

被引:0
|
作者
Sapatnekar, Sachin S. [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
关键词
PLACEMENT; SIMULATION;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The enhanced packing densities facilitated by 3D integrated circuit technology also has an unwanted side-effect, in the form of increasing the amount of current per unit footprint of the chip, as compared to a 2D design. This has ramifications on two critical issues: firstly, it means that more heat is generated per unit footprint, potentially leading to thermal problems, and secondly, more current must be supplied per package pin, leading to possible power delivery bottlenecks. This paper presents an overview of the challenges and solutions in the domain of addressing these two issues in 3D integrated circuits.
引用
收藏
页码:423 / 428
页数:6
相关论文
共 50 条
  • [31] 3D Printed Interconnects on Bendable Substrates for 3D Circuits
    Nassar, Habib
    Pullanchiyodan, Abhilash
    Bhattacharjee, Mitradip
    Dahiya, Ravinder
    PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL CONFERENCE ON FLEXIBLE AND PRINTABLE SENSORS AND SYSTEMS (IEEE FLEPS 2019), 2019,
  • [32] Thermal Accumulation Improvement for Fabrication Manufacturing of Monolithic 3D Integrated Circuits
    Liu, Y. -T.
    Lee, M. H.
    Chen, H. T.
    Huang, C. -F.
    Peng, C-Y.
    Lee, L. -S.
    Kao, M. -J.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1199 - +
  • [33] Power Delivery and Thermal-Aware Arm-Based Multi-Tier 3D Architecture
    Zhu, Lingjun
    Ta, Tuan
    Liu, Rossana
    Mathur, Rahul
    Xu, Xiaoqing
    Das, Shidhartha
    Kaul, Ankit
    Rico, Alejandro
    Joseph, Doug
    Cline, Brian
    Lim, Sung Kyu
    2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2021,
  • [34] Building 3D microfluidic circuits
    不详
    ANALYTICAL CHEMISTRY, 2006, 78 (21) : 7357 - 7357
  • [35] Advances in 3D Integrated Circuits
    Patti, Robert
    ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 79 - 79
  • [36] Design for 3D Stacked Circuits
    Franzon, P.
    Davis, W.
    Rotenberg, E.
    Stevens, J.
    Lipa, S.
    Nigussie, T.
    Pan, H.
    Baker, L.
    Schabel, J.
    Dey, S.
    Li, W.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [37] An Overview of 3D Integrated Circuits
    Kumar, Vachan
    Naeemi, Azad
    2017 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION FOR RF, MICROWAVE, AND TERAHERTZ APPLICATIONS (NEMO), 2017, : 311 - 313
  • [38] Monolithic 3D integrated circuits
    Wong, Simon
    El-Gamal, Abbas
    Griffin, Peter
    Nishi, Yoshio
    Pease, Fabian
    Plummer, James
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 66 - +
  • [39] 3D Thermal Stress Model for SiC Power Modules
    Tsao, Bang-Hung
    Lawson, Jacob
    Scofield, James
    Laing, Clinton
    Brown, Jeffery
    SILICON CARBIDE AND RELATED MATERIALS 2007, PTS 1 AND 2, 2009, 600-603 : 1227 - +